3-Digit BCD Counter

The MC14553B 3–digit BCD counter consists of 3 negative edge triggered BCD counters that are cascaded synchronously. A quad latch at the output of each counter permits storage of any given count. The information is then time division multiplexed, providing one BCD number or digit at a time. Digit select outputs provide display control. All outputs are TTL compatible.

An on-chip oscillator provides the low-frequency scanning clock which drives the multiplexer output selector.

This device is used in instrumentation counters, clock displays, digital panel meters, and as a building block for general logic applications.

- TTL Compatible Outputs
- On-Chip Oscillator
- Cascadable
- Clock Disable Input
- Pulse Shaping Permits Very Slow Rise Times on Input Clock
- Output Latches
- Master Reset

MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	– 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	$-$ 0.5 to V_DD + 0.5	V
l _{in}	Input Current (DC or Transient), per Pin	± 10	mA
l _{out}	Output Current (DC or Transient), per Pin	+ 20	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	– 65 to + 150	°C
тլ	Lead Temperature (8–Second Soldering)	260	°C

* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:


Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: - 12 mW/°C From 100°C To 125°C

TRUTH TABLE

	Inp			
Master Reset	Clock	Disable	LE	Outputs
0	7	0	0	No Change
0		0	0	Advance
0	X	1	Х	No Change
0	1		0	Advance
0	1	~	0	No Change
0	0	Х	Х	No Change
0	X	Х	7	Latched
0	X	Х	1	Latched
1	Х	Х	0	Q0 = Q1 = Q2 = Q3 = 0


X = Don't Care

REV 3 1/94



MC14553B

 $T_A = -55^\circ$ to 125°C for all packages.



This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} \leq (V_{in} or V_{out}) \leq V_{DD}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

	Symbol	V _{DD}	– 55°C		25°C			125°C		
Characteristic		Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
"1" Level V _{in} = 0 or V _{DD}	VOH	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
$\label{eq:VO} \begin{array}{ll} \mbox{Input Voltage} & \mbox{``0" Level} \\ \mbox{(VO = 4.5 or 0.5 Vdc)} \\ \mbox{(VO = 9.0 or 1.0 Vdc)} \\ \mbox{(VO = 13.5 or 1.5 Vdc)} \end{array}$	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
"1" Level (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	 	Vdc
$\begin{array}{ll} \text{Output Drive Current} \\ (\text{V}_{OH} = 4.6 \ \text{Vdc}) \\ (\text{V}_{OH} = 9.5 \ \text{Vdc}) \\ (\text{V}_{OH} = 13.5 \ \text{Vdc}) \end{array} \qquad \begin{array}{l} \text{Source } \\ \text{Pin 3} \end{array}$	IОН	5.0 10 15	- 0.25 - 0.62 - 1.8		- 0.2 - 0.5 - 1.5	- 0.36 - 0.9 - 3.5		0.14 0.35 1.1		mAdc
$\begin{array}{ll} (V_{OH}=4.6 \; Vdc) & Source \; - \\ (V_{OH}=9.5 \; Vdc) & Other \\ (V_{OH}=13.5 \; Vdc) & Outputs \end{array}$		5.0 10 15	- 0.64 - 1.6 - 4.2		- 0.51 - 1.3 - 3.4	- 0.88 - 2.25 - 8.8		- 0.36 - 0.9 - 2.4		mAdc
$\begin{array}{ll} (V_{OL} = 0.4 \ Vdc) & Sink \\ (V_{OL} = 0.5 \ Vdc) & Pin \ 3 \\ (V_{OL} = 1.5 \ Vdc) & \end{array}$	lol	5.0 10 15	0.5 1.1 1.8		0.4 0.9 1.5	0.88 2.25 8.8		0.28 0.65 1.20		mAdc
		5.0 10 15	3.0 6.0 18		2.5 5.0 15	4.0 8.0 20		1.6 3.5 10		mAdc
Input Current	l _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	_	—	-	—	5.0	7.5	-	—	pF
Quiescent Current (Per Package) MR = V _{DD}	IDD	5.0 10 15		5.0 10 20		0.010 0.020 0.030	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	ΙŢ	5.0 10 15	$I_T = (0.35 \ \mu A/kHz) f + I_{DD}$ $I_T = (0.85 \ \mu A/kHz) f + I_{DD}$ $I_T = (1.50 \ \mu A/kHz) f + I_{DD}$						μAdc	

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

** The formulas given are for the typical characteristics only at 25 $^\circ\text{C}.$

†To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$


where: IT is in μ A (per package), CL in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.004.


SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)


Characteristic	Figure	Symbol	V _{DD}	Min	Typ #	Max	Unit
Output Rise and Fall Time t _{TLH} , t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{TLH} , t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{TLH} , t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	2a	ttlh, tthl	5.0 10 15		100 50 40	200 100 80	ns
Clock to BCD Out	2a	^t PLH, ^t PHL	5.0 10 15		900 500 200	1800 1000 400	ns
Clock to Overflow	2a	^t PHL	5.0 10 15		600 400 200	1200 800 400	ns
Reset to BCD Out	2b	^t PHL	5.0 10 15		900 500 300	1800 1000 600	ns
Clock to Latch Enable Setup Time Master Reset to Latch Enable Setup Time	2b	^t su	5.0 10 15	600 400 200	300 200 100		ns
Removal Time Latch Enable to Clock	2b	t _{rem}	5.0 10 15	- 80 - 10 0	- 200 - 70 - 50		ns
Clock Pulse Width	2a	^t WH(cl)	5.0 10 15	550 200 150	275 100 75		ns
Reset Pulse Width	2b	^t WH(R)	5.0 10 15	1200 600 450	600 300 225		ns
Reset Removal Time	—	t _{rem}	5.0 10 15	- 80 0 20	- 180 - 50 - 30	_ _ _	ns
Input Clock Frequency	2a	f _{cl}	5.0 10 15		1.5 5.0 7.0	0.9 2.5 3.5	MHz
Input Clock Rise Time	2b	^t TLH	5.0 10 15	No Limit		ns	
Disable, MR, Latch Enable Rise and Fall Times	_	t _{TLH} , tTHL	5.0 10 15			15 5.0 4.0	μs
Scan Oscillator Frequency (C1 measured in μF)	1	f _{osc}	5.0 10 15		1.5/C1 4.2/C1 7.0/C1	_ _ _	Hz

* The formulas given are for the typical characteristics only at 25° C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.









The MC14553B three–digit counter, shown in Figure 3, consists of three negative edge–triggered BCD counters which are cascaded in a synchronous fashion. A quad latch at the output of each of the three BCD counters permits storage of any given count. The three sets of BCD outputs (active high), after going through the latches, are time division multiplexed, providing one BCD number or digit at a time. Digit select outputs (active low) are provided for display control. All outputs are TTL compatible.

An on-chip oscillator provides the low frequency scanning clock which drives the multiplexer output selector. The frequency of the oscillator can be controlled externally by a capacitor between pins 3 and 4, or it can be overridden and driven with an external clock at pin 4. Multiple devices can be cascaded using the overflow output, which provides one pulse for every 1000 counts.

The Master Reset input, when taken high, initializes the three BCD counters and the multiplexer scanning circuit. While Master Reset is high the digit scanner is set to digit one; but all three digit select outputs are disabled to prolong display life, and the scan oscillator is inhibited. The Disable input, when high, prevents the input clock from reaching the counters, while still retaining the last count. A pulse shaping circuit at the clock input permits the counters to continue operating on input pulses with very slow rise times. Information present in the counters when the latch input goes high, will be stored in the latches and will be retained while the latch input is high, independent of other inputs. Information can be recovered from the latches after the counters have been reset if Latch Enable remains high during the entire reset cycle.




Figure 3. Expanded Block Diagram






Figure 4. Six–Digit Display

OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

٥



ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.