D2661, APRIL 1982-REVISED MARCH 1988

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54LS112A and SN54S112 are characterized for operation over the full military temperature range of ~55 °C to 125 °C. The SN74LS112A and SN74S112A are characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE (each flip-flop)


| | IN | OUTPUTS | | | | |
|-----|-------------|---------|---|---|----------------|----------------|
| PRE | PRE CLR CLK | | J | K | a | ₫ |
| L | Н | Х | X | Х | Н | L |
| н | L | × | Х | X | L | Н |
| L | L | × | х | Х | Н [†] | H [†] |
| н | Н | 1 | L | L | ΩO | ᾱo |
| H | Н | 1 | Н | L | Н | L |
| Н | H | 1 | L | н | L | н |
| Н | н ↓ | | Н | н | H TOGO | |
| H | _ H | Н | X | х | αo | ₫o |

[†] The output levels in this configuration are not guaranteed to meet the minimum levels for VOH if the lows at preset and clear are near VIL minimum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

SN54LS112A, SN54S112 . . . J OR W PACKAGE SN74LS112A, SN74S112A . . . D OR N PACKAGE (TOP VIEW)


| _ | _ | | |
|-------|----|-------------|------------|
| 1CLK[|]1 | \cup_{16} | □vcc |
| 1K [|]2 | 15 | 1 CLR |
| 1J[|]3 | 14 | 2CLR |
| 1PRE |]4 | 13 | 2CLK |
| 10[|]5 | 12 | <u></u> 2κ |
| 10[|]6 | 11 | 2J |
| 20 [| 7 | 10 | 2PRE |
| GND [| 8 | 9 | 20 |

SN54LS112A, SN54S112...FK PACKAGE (TOP VIEW)



NC-No internal connection

logic symbol‡




[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

SN54LS112A, SN54S112, SN74LS112A, SN74S112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

logic diagrams (positive logic)




SN54S112, SN74LS112A




schematics of inputs and outputs

'LS112A



SN54S112, SN74S112A



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | |
|---------------------------------------|---------------------|
| Input voltage: 'LS112A | <i></i> |
| SN54LS112, SN74LS | 112A |
| Operating free-air temperature range: | \$N54'55°C to 125°C |
| | \$N74' |
| Storage temperature range | |

NOTE 1: Voltage values are with respect to network ground terminal.

SN54LS112A, SN74LS112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

| | | | SN | 154LS11 | 2A | SN | 74LS11 | 2A | LIBUT |
|-----------------|--------------------------------|------------------|------|---------|------|------|--------|------|-------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| ViH | High-level input voltage | | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | | 0.7 | | | 0.8 | ٧ |
| ЮН | High-level output current | | | | -0.4 | | · | -0.4 | mА |
| lOL | Low-level output current | | | | 4 | | | 8 | mA |
| fclock | Clock frequency | | 0 | | 30 | 0 | | 30 | MHz |
| • | Pulse duration | CLK high | 20 | | | 20 | | | De. |
| tw | roise duration | PRE or CLR low | 25 | - | | 25 | | | ns. |
| | | Data high or low | 20 | | | 20 | | _ " | |
| t _{su} | Set up time-before CLK1 | CLR inactive | 25 | | | 25 | | | ns |
| | | PRE inactive | 20 | | | 20 | | | |
| th | Hold time-data after CLK1 | | 0 | | | 0 | | | пş |
| TA | Operating free-air temperature | | - 55 | | 125 | 0 | | 70 | °С |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | DAMETER | TEST | CONDITIONS† | | SN54LS112A | | | SN74LS112A | | | |
|------------------|------------|---|---------------------------|------------------------|------------|------|-------|------------|------|-------|------|
| Ρ, | ARAMETER | IEST | CONDITIONS | | MIN | TYP! | MAX | MIN | TYP‡ | MAX | UNIT |
| v_{iK} | | V _{CC} = MIN, | I _I = -18 mA | | | | -1.5 | | | 1.5 | V |
| Vон | | V _{CC} = MIN, I _{OH} = -0.4 mA | V _{IH} = 2 V, | V _{IL} ≠ MAX, | 2.5 | 3.4 | | 2.7 | 3.4 | | V |
| 1.0 | • | V _{CC} = MIN, I _{OL} = 4 mA | V _{IL} = MAX, | V _{IH} = 2 V, | | 0.25 | 0.4 | | 0.25 | 0.4 | V |
| VOL | | V _{CC} = MIN, I _{OL} = 8 mA | VIL = MAX, | V _{IH} = 2 V, | | | | 0.35 | 0.5 | | |
| | J or K | | | | | | 0.1 | | | 0.1 | |
| Ιį | CLR or PRE | V _{CC} = MAX, | V _I = 7 V | | | | 0.3 | | | 0.3 | mA |
| | CLK | 1 | | | - | | 0.4 | | | 0.4 | |
| | J or K | | · | | | | 20 | | | 20 | |
| ΉΗ | CLR or PRE | V _{CC} = MAX, | $V_{\parallel} = 2.7 \ V$ | | - | | 60 | _ | | 60 | μА |
| | CLK | 1 | | | | | 80 | | | 80 | |
| 1 | J or K | V _{CC} = MAX, | V. = 0.4 V | | | | -0.4 | | | -0.4 | mA |
| IIL . | All other | ACC - MINY | VI = 0.4 V | | | | -0.8 | | | -0.8 | IIIA |
| los [§] | | VCC = MAX, | see Note 2 | | - 20 | | - 100 | - 20 | | - 100 | mA |
| ICC (T | otal) | V _{CC} = MAX, | see Note 3 | | | 4 | 6 | | 4 | 6 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \,^{\circ}\text{C}$.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTES: 2. For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with $V_0 = 2.25 \text{ V}$ and 2.125 V for the '54 family and the '74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

^{3.} With all outputs open, ICC is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, V_{CC} = 5 V, T_A = 25 °C (see Note 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | | N TYP | MAX | UNIT |
|------------------|-----------------|------------------------------|------------------------------------|----|-------|-----|------|
| f _{max} | | | • | 3 | 0 45 | | MHz |
| tPLH | CLR. PRE or CLK | Q or $\overline{\mathbf{Q}}$ | $R_L = 2 k\Omega$, $C_L = 15 \mu$ | oF | 15 | 20 | กร |
| †PHL | CLM, PRE OF CLK | 2014 | | [| 15 | 20 | пs |

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

SN54S112, SN74S112A DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

| | | | S | N54S1 | 12 | SI | 174611 | 2A | UNIT |
|-----------------|--------------------------------|------------------|-----|-------|------------|------|--------|------|-------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | DINIT |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| ViH | High-level input voltage | - | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | | 0.8 | | | 0.8 | ٧ |
| ЮН | High-level output current | | | | - 1 | | | - 1 | mA |
| loL | Low-level output current | | | | 20 | | | 20 | mΑ |
| | | CLK high | 6 | | | 6 | | .,, | |
| tw | Pulse duration | CLK low | 6.5 | | - - | 6.5 | | | пѕ |
| | | PRE or CLR low | 8 | | | 8 | | | |
| t _{SU} | Set up time-before CLK1 | Data high or low | 7 | | | 7 | | | ns |
| th | Hold time-data after CLK↓ | | 0 | | | 0 | | | ns |
| TA | Operating free-air temperature | | -55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | TEST CONDITIONS† | | | N54S1 | 2 | SI | N74S11 | 2A | T |
|-----------|------------------|---|--|--------------------------|-----|------------------|-------|------|-----------|-------|------|
| PARAMETER | | IESI | CONDITIONS | | MIN | TYP [‡] | MAX | MIN | TYP‡ | MAX | UNIT |
| VIK | | V _{CC} = MIN. | II = -18 mA | **** | | - | -1.2 | | | -1.2 | ٧ |
| VoH | | V _{CC} = MIN, I _{OH} = -1 mA | V _{IH} = 2 V, | VIL = MAX, | 2.5 | 3.4 | | 2.7 | 3.4 | | ٧ |
| VOL | | V _{CC} = MIN, I _{OL} = 20 mA | V _{IH} = 2 V, | V _{IL} = 0.8 V, | | | 0.5 | | | 0.5 | ٧ |
| Iį | | | V ₁ = 5.5 V | | | | 1 | | | 1 | mA |
| | J or K | VCC = MAX. | V - 2.7 M | | | | 50 | | | 50 | μΑ |
| łН | All other | T VCC = MAX. | V = 2.7 V | | | | 100 | | | 100 | μΑ |
| | J or K | | | | | | - 1.6 | | | -1.6 | |
| | CLR [§] |],, | V 05V | | | | -7 | | | -7 | mΑ |
| ΙΙΓ | PRE 5 | T VCC = MAX. | $C_{CC} = MAX$, $V_{\dagger} = 0.5 \text{ V}$ | | • | -7 | | | -7 | mA | |
| | CLK | 1 | | | | | -4 | | | -4 | |
| los¶ | | V _{CC} = MAX | | | -40 | • | - 100 | - 40 | | ~ 100 | mA |
| CC# | | V _{CC} = MAX, | see Note 3 | | | 15 | 25 | | 15 | 25 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]Clear is tested with preset high and preset is tested with clear high.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

[#]Values are average per flip-flop.

NOTE 3: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, VCC = 5 V, TA = 25 °C (see Note 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-----------------------|------------------------------|------------------------------------|-----|-----|-----|------|
| fmax | | | | 80 | 125 | | MHz |
| tPLH | PRE or CLR | Q or Q | | | 4 | 7 | ns |
| 4 | PRE or CLR (CLK high) | Ō or O | B. 200.0 0. 45.5 | | 5 | 7 | |
| †PHL | PRE or CLR (CLK low) | u or u | $R_L = 280 \Omega$, $C_L = 15 pF$ | | 5 | 7 | ns |
| ^t PLH | CLK | Q or $\overline{\mathbf{Q}}$ | | | 4 | 7 | nŝ |
| tPHL . | CER | Q 01 Q | <u> </u> | | 5 | 7 | ns |

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated







PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|------------------------------|
| JM38510/07102BEA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| JM38510/07102BFA | ACTIVE | CFP | W | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| JM38510/30103B2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| JM38510/30103BEA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| JM38510/30103BFA | ACTIVE | CFP | W | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| SN54LS112AJ | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SN54S112J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SN74LS112AD | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS112ADE4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS112ADR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS112ADRE4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS112AN | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74LS112AN3 | OBSOLETE | PDIP | N | 16 | | TBD | Call TI | Call TI |
| SN74LS112ANE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74LS112ANSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS112ANSRE4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S112AD | OBSOLETE | SOIC | D | 16 | | TBD | Call TI | Call TI |
| SN74S112ADR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S112ADRE4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S112AN | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74S112AN3 | OBSOLETE | PDIP | N | 16 | | TBD | Call TI | Call TI |
| SN74S112ANE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74S112ANSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S112ANSRE4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SNJ54LS112AFK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54LS112AJ | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SNJ54LS112AW | ACTIVE | CFP | W | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| SNJ54S112FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54S112J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SNJ54S112W | ACTIVE | CFP | W | 16 | 1 | TBD | A42 | N / A for Pkg Type |

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



PACKAGE OPTION ADDENDUM

6-Dec-2006

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|--------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |
| | | | |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated