# ST10 FAMILY PROGRAMMING MANUAL 

57

## Table of Contents

1 Standard Instruction Set ..... 5
1.1 Addressing modes ..... 5
1.1.1 Short adressing modes ..... -5
1.1.2 Long addressing mode ..... -6
1.1.3 DPP override mechanism ..... -8
1.1.4 Indirect addressing modes ..... -9
1.1.5 Constants ..... 10
1.1.6 Branch target addressing modes ..... 11
1.2 Instruction execution times ..... 12
1.2.1 Definition of measurement units ..... 12
1.2.2 Minimum state times ..... 14
1.2.3 Additional state times ..... 15
1.3 Instruction set summary ..... 17
1.4 Instruction set ordered by functional group ..... 21
1.5 Instruction set ordered by opcodes ..... 37
1.6 Instruction conventions ..... 45
1.6.1 Instruction name ..... 46
1.6.2 Syntax ..... 46
1.6.3 Operation ..... 46
1.6.4 Data types ..... 48
1.6.5 Description ..... 48
1.6.6 Condition code ..... 48
1.6.7 Flags ..... 50
1.6.8 Addressing modes ..... 51
1.7 ATOMIC and EXTended instructions ..... 53
1.8 Instruction descriptions ..... 54
2 MAC Instruction set ..... 139
2.1 Addressing modes ..... 139
2.2 MAC instruction execution time ..... 140
2.3 MAC instruction set summary ..... 141
2.4 MAC instruction conventions ..... 144
2.4.1 Operands ..... 144
2.4.2 Operations ..... 144
2.4.3 Abbreviations ..... 145

## PROGRAMMING MANUAL

2.4.4 Data addressing modes ..... 145
2.4.5 Instruction format ..... 145
2.4.6 Flag states ..... 146
2.4.7 Repeated instruction syntax ..... 146
2.4.8 Shift value ..... 147
2.5 MAC instruction descriptions ..... 147
3 Revision History ..... 195

## Introduction

This programming manual details the instruction set for the ST10 family of products. The manual is arranged in two sections. Section 1 details the standard instruction set and includes all of the basic instructions. Section 2 details the extension to the instruction set provided by the MAC. The MAC instructions are only available to devices containing the MAC, refer to the datasheet for device-specific information.

In the standard instruction set, addressing modes, instruction execution times, minimum state times and the causes of additional state times are defined. Cross reference tables of instruction mnemonics, hexadecimal opcode, address modes and number of bytes, are provided for the optimization of instruction sequences. Instruction set tables ordered by functional group, can be used to identify the best instruction for a given application. Instruction set tables ordered by hexadecimal opcode can be used to identify specific instructions when reading executable code i.e. during the de-bugging phase. Finally, each instruction is described individually on a page of standard format, using the conventions defined in this manual. For ease of use, the instructions are listed alphabetically.

The MAC instruction set is divided into its 5 functional groups: Multiply and Multiply-Accumulate, 32-Bit Arithmetic, Shift, Compare and Transfer Instructions. Two new addressing modes supply the MAC with up to 2 new operands per instruction. Cross reference tables of MAC instruction mnemonics by address mode, and MAC instruction mnemonic by functional code can be used for quick reference. As for the standard instruction set, each instruction has been described individually in a standard format according to defined conventions. For convenience, the instructions are described in alphabetical order.

## 1 Standard Instruction Set

### 1.1 Addressing modes

### 1.1.1 Short adressing modes

The ST10 family of devices use several powerful addressing modes for access to word, byte and bit data. This section describes short, long and indirect address modes, constants and branch target addressing modes.

Short addressing modes use an implicit base offset address to specify the 24-bit physical address.

Short addressing modes give access to the GPR, SFR or bit-addressable memory space PhysicalAddress $=$ BaseAddress $+\Delta \times$ ShortAddress

Note: $\Delta=1$ for byte GPRs, $\Delta=2$ for word GPRs.

| Mnemo | Physical Address | Short Address Range |  | Scope of Access |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Rw | (CP) $+2^{*} \mathrm{Rw}$ | Rw | = 0... 15 | GPRs | (Word) 16 values |
| Rb | (CP) $\quad+{ }^{*} \mathrm{Rb}$ | Rb | = 0... 15 | GPRs | (Byte) 16 values |
| reg | $\begin{cases}00^{\prime} \text { FE00h } & +2^{\star} \text { reg } \\ 00^{\prime} F 000 \mathrm{~h} & +2^{*} \mathrm{reg} \\ (\mathrm{CP}) & +2^{\star}\left(\mathrm{reg}^{\wedge} 0 \mathrm{Fh}\right) \\ (\mathrm{CP}) & +1^{\star}\left(\mathrm{reg}^{\wedge} 0 \mathrm{Fh}\right)\end{cases}$ | $\left\lvert\, \begin{aligned} & \text { reg } \\ & \text { reg } \\ & \text { reg } \\ & \text { reg } \end{aligned}\right.$ | $\begin{aligned} & =00 \mathrm{~h} . . \mathrm{EFh} \\ & =00 \mathrm{~h} . . \mathrm{EFh} \\ & =\text { F0h } \ldots \text {..FFh } \\ & =\text { F0h...FFh } \end{aligned}$ | SFRs <br> ESFRs <br> GPRs <br> GPRs | (Word, Low byte) (Word, Low byte) (Word) 16 values (Bytes) 16 values |
| bitoff | $\begin{aligned} & 00^{\prime} \text { FD00h }+2^{*} \text { bitoff } \\ & 00^{\prime} \text { FF00h }+2^{*}\left(\text { bitoff }{ }^{\wedge} \text { FFh }\right) \\ & (\mathrm{CP}) \quad+2^{*}(\text { bitoff } 0 \text { Oh }) \end{aligned}$ | bitoff bitoff bitoff | $\begin{aligned} & =00 \mathrm{~h} . .7 \mathrm{Fh} \\ & =80 \mathrm{~h} . . \mathrm{EFh} \\ & =\text { FOh } . . . \mathrm{FFh} \end{aligned}$ | RAM <br> SFR <br> GPR | Bit word offset 128 values Bit word offset 128 values Bit word offset 16 values |
| bitaddr | Word offset as with bitoff. Immediate bit position. | bitoff <br> bitpos | $\begin{aligned} & =00 \mathrm{~h} . . \mathrm{FFh} \\ & =0 \ldots .15 \end{aligned}$ | Any sing |  |

Table 1 Short addressing mode summary

Rw, Rb: Specifies direct access to any GPR in the currently active context (register bank). Both 'Rw' and 'Rb' require four bits in the instruction format. The base address of the current register bank is determined by the content of register CP. 'Rw' specifies a 4-bit word GPR address relative to the base address (CP), while 'Rb' specifies a 4 bit byte GPR address relative to the base address (CP).
reg: $\quad$ Specifies direct access to any (E)SFR or GPR in the currently active context (register bank). 'reg' requires eight bits in the instruction format. Short 'reg' addresses from 00h to EFh always specify (E)SFRs. In this case, the factor ' $\Delta$ ' equals 2 and the base address is 00'F000h for the standard SFR area, or 00'FE00h for the extended ESFR area. 'reg' accesses to the ESFR area require a preceding EXT*R instruction to switch the base address. Depending on the opcode of an instruction, either the total word (for word operations), or the low byte (for byte operations) of an SFR can be addressed via 'reg'. Note that the high byte of an SFR cannot be accessed by the 'reg' addressing mode. Short 'reg' addresses from FOh to FFh always specify GPRs. In this case, only the lower four bits of 'reg' are significant for physical address generation, therefore it can be regarded as identical to the address generation described for the 'Rb' and 'Rw' addressing modes.
bitoff: Specifies direct access to any word in the bit-addressable memory space. 'bitoff' requires eight bits in the instruction format. Depending on the specified 'bitoff' range, different base addresses are used to generate physical addresses: Short 'bitoff' addresses from 00h to 7Fh use 00'FDOOh as a base address, therefore they specify the 128 highest internal RAM word locations ( 00 'FD00h to 00'FDFEh). Short 'bitoff' addresses from 80h to EFh use $00^{\prime}$ FFOOh as a base address to specify the highest internal SFR word locations ( $00^{\prime}$ FFOOh to $00^{\prime}$ FFDEh) or use $00^{\prime}$ F100h as a base address to specify the highest internal ESFR word locations ( 00 'F100h to 00'F1DEh). 'bitoff' accesses to the ESFR area require a preceding EXT*R instruction to switch the base address. For short 'bitoff' addresses from FOh to FFh, only the lowest four bits and the contents of the CP register are used to generate the physical address of the selected word GPR.
bitaddr: Any bit address is specified by a word address within the bit-addressable memory space (see 'bitoff'), and by a bit position ('bitpos') within that word. Thus, 'bitaddr' requires twelve bits in the instruction format.

### 1.1.2 Long addressing mode

Long addressing mode uses one of the four DPP registers to specify a physical 18-bit or 24-bit address. Any word or byte data within the entire address space can be accessed in this mode. All devices support an override mechanism for the DPP addressing scheme (see section 1.1.3).

Note Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap. After reset, the DPP registers are initialized so that all long addresses are directly mapped onto the identical physical addresses, within segment 0.

Long addresses (16-bit) are treated in two parts. Bits $13 . .0$ specify a 14-bit data page offset, and bits $15 \ldots 14$ specify the Data Page Pointer (1 of 4 ). The DPP is used to generate the physical 24 -bit address (see figure below).


Figure 1 Interpretation of a 16-bit long address
All ST10 devices support an address space of up to 16 MByte, so only the lower ten bits of the selected DPP register content are concatenated with the 14-bit data page offset to build the physical address.

The long addressing mode is referred to by the mnemonic "mem".

| Mnemo | Physical Address |  | Long Address Range | Scope of Access |
| :---: | :---: | :---: | :---: | :---: |
| mem | (DPP0) $\\|$ mem^3FFFh <br> (DPP1) $\\|$ mem^3FFFh <br> (DPP2) $\\|$ mem^3FFFh <br> (DPP3) $\\|$ mem^3FFFh |  | 0000h...3FFFh | Any Word or Byte |
|  |  |  | 4000h...7FFFh |  |
|  |  |  | 8000h...BFFFh |  |
|  |  |  | C000h...FFFFh |  |
| mem | pag | \\| ${ }^{\text {mem^3FFFh }}$ | 0000h...FFFFh (14-bit) | Any Word or Byte |
| mem | seg | \|| mem | 0000h...FFFFFh (16-bit) | Any Word or Byte |

Table 2 Summary of long address modes

### 1.1.3 DPP override mechanism

The DPP override mechanism temporarily bypasses the DPP addressing scheme.
The EXTP $(R)$ and $\operatorname{EXTS}(R)$ instructions override this addressing mechanism. Instruction $\operatorname{EXTP}(R)$ replaces the content of the respective DPP register, while instruction EXTS(R) concatenates the complete 16-bit long address with the specified segment base address. The overriding page or segment may be specified directly as a constant (\#pag, \#seg) or by a word GPR (Rw).


Figure 2 Overriding the DPP mechanism

### 1.1.4 Indirect addressing modes

Indirect addressing modes can be considered as a combination of short and long addressing modes. In this mode, long 16-bit addresses are specified indirectly by the contents of a word GPR, which is specified directly by a short 4-bit address ('Rw'=0 to 15). Some indirect addressing modes add a constant value to the GPR contents before the long 16-bit address is calculated. Other indirect addressing modes allow decrementing or incrementing of the indirect address pointers (GPR content) by 2 or 1 (referring to words or bytes).

In each case, one of the four DPP registers is used to specify the physical 18-bit or 24-bit addresses. Any word or byte data within the entire memory space can be addressed indirectly. Note that EXTP $(R)$ and EXTS $(R)$ instructions override the DPP mechanism.

Instructions using the lowest four word GPRs (R3...R0) as indirect address pointers are specified by short 2-bit addresses.

Word accesses on odd byte addresses are not executed, but rather trigger a hardware trap. After reset, the DPP registers are initialized in a way that all indirect long addresses are directly mapped onto the identical physical addresses.

Physical addresses are generated from indirect address pointers by the following algorithm:
1 Calculate the physical address of the word GPR which is used as indirect address pointer, by using the specified short address ('Rw') and the current register bank base address (CP).

$$
\text { GPRAddress= (CP) }+2 \times \text { ShortAddress }-\Delta ;[\text { optionalstep!] }
$$

2 Pre-decremented indirect address pointers ('-Rw’) are decremented by a data-type-dependent value ( $\Delta=1$ for byte operations, $\Delta=2$ for word operations), before the long 16-bit address is generated:

$$
(\text { GPRAddress })=(\text { GPRAddress })-\Delta ;[\text { optionalstep!] }
$$

3 Calculate the long 16-bit address by adding a constant value (if selected) to the content of the indirect address pointer:

Long Address $=($ GPR Pointer $)+$ Constant
4 Calculate the physical 18-bit or 24-bit address using the resulting long address and the corresponding DPP register content (see long 'mem' addressing modes).

Physical Address $=(\mathrm{DPPi})+$ Page offset
5 Post-Incremented indirect address pointers ('Rw+') are incremented by a data-type-dependent value ( $\Delta=1$ for byte operations, $\Delta=2$ for word operations):

$$
(\text { GPRPointer })=(\text { GPRPointer })+\Delta ;[\text { optionalstep!] }
$$

The following indirect addressing modes are provided:

| Mnemonic | Notes |
| :--- | :--- |
| $[R w]$ | Most instructions accept any GPR (R15...R0) as indirect address pointer. <br> Some instructions, however, only accept the lower four GPRs (R3...R0). |
| $[R w+]$ | The specified indirect address pointer is automatically incremented by 2 or 1 (for <br> word or byte data operations) after the access. |
| $[-R w]$ | The specified indirect address pointer is automatically decremented by 2 or 1 (for <br> word or byte data operations) before the access. |
| $\left[R w+\#\right.$ data $\left._{16}\right]$ | A 16-bit constant and the contents of the indirect address pointer are added <br> before the long 16-bit address is calculated. |

## Table 3 Table of indirect address modes

### 1.1.5 Constants

The ST10 Family instruction set supports the use of wordwide or bytewide immediate constants. For optimum utilization of the available code storage, these constants are represented in the instruction formats by either $3,4,8$ or 16 bits. Therefore, short constants are always zero-extended, while long constants can be truncated to match the data format required for the operation (see table below):

| Mnemonic | Word operation | Byte operation |
| :--- | :--- | :--- |
| \#data | 3 | $0000_{\mathrm{h}}+$ data $_{3}$ |
| \#data $_{4}$ | $0000_{\mathrm{h}}+$ data $_{4}$ | $00_{\mathrm{h}}+$ data $_{3}$ |
| \#data $_{8}$ | $0000_{\mathrm{h}}+$ data $_{8}$ | $00_{\mathrm{h}}+$ data $_{4}$ |
| \#data $_{16}$ | data $_{16}$ | data $_{8}$ |
| \#mask | $0000_{\mathrm{h}}+$ mask | data $_{16} \wedge^{\wedge} \mathrm{FF}_{\mathrm{h}}$ |

Table 4 Table of constants
Note Immediate constants are always signified by a leading number sign "\#".

### 1.1.6 Branch target addressing modes

Jump and Call instructions use different addressing modes to specify the target address and segment. Relative, absolute and indirect modes can be used to update the Instruction Pointer register (IP), while the Code Segment Pointer register (CSP) can only be updated with an absolute value. A special mode is provided to address the interrupt and trap jump vector table situated in the lowest portion of code segment 0 .

| Mnemo | Target Address |  | Target Segment | Valid Address Range |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| caddr | $(\mathrm{IP})$ | $=$ caddr | - | caddr | $=0000 \mathrm{~h} . . \mathrm{FFFFE}$ |
| rel | $(\mathrm{IP})$ | $=(\mathrm{IP})+2^{*} \mathrm{rel}$ | - | rel | $=00 \mathrm{~h} . . .7 \mathrm{Fh}$ |
|  | $(\mathrm{IP})$ | $=(\mathrm{IP})+2^{*}(\sim \mathrm{rel}+1)$ | - | rel | $=80 \mathrm{~h} . . . \mathrm{FFh}$ |
| $[\mathrm{Rw}]$ | $(\mathrm{IP})$ | $=\left((\mathrm{CP})+2^{*} \mathrm{Rw}\right)$ | - | Rw | $=0 \ldots 15$ |
| seg | - |  | $(\mathrm{CSP})=$ seg | seg | $=0 \ldots 255$ |
| \#trap $_{7}$ | $(\mathrm{IP})$ | $=0000 \mathrm{~h}+4^{*} \mathrm{trap}_{7}$ | $(\mathrm{CSP})=0000 \mathrm{~h}$ | $\operatorname{trap}_{7}=00 \mathrm{~h} \ldots 7 \mathrm{Fh}$ |  |

Table 5 Branch target address summary
caddr: Specifies an absolute 16-bit code address within the current segment. Branches MAY NOT be taken to odd code addresses. Therefore, the least significant bit of 'caddr' must always contain a ' 0 ', otherwise a hardware trap would occur.
rel: $\quad$ Represents an 8-bit signed word offset address relative to the current Instruction Pointer contents which points to the instruction after the branch instruction. Depending on the offset address range, either forward ('rel' $=00 \mathrm{~h}$ to 7 Fh ) or backward ('rel' $=80 \mathrm{~h}$ to FFh) branches are possible. The branch instruction itself is repeatedly executed, when 'rel' = ' -1 ' $\left(F F_{h}\right)$ for a word-sized branch instruction, or 'rel' = '-2' (FEh) for a double-word-sized branch instruction.
[Rw]: The 16-bit branch target instruction address is determined indirectly by the content of a word GPR. In contrast to indirect data addresses, indirectly specified code addresses are NOT calculated by additional pointer registers (e.g. DPP registers). Branches MAY NOT be taken to odd code addresses. Therefore, to prevent a hardware trap, the least significant bit of the address pointer GPR must always contain a ' 0 .
seg: Specifies an absolute code segment number. All devices support 256 different code segments, so only the eight lower bits of the 'seg' operand value are used for updating the CSP register.
\#trap $7_{7}$ : Specifies a particular interrupt or trap number for branching to the corresponding interrupt or trap service routine by a jump vector table. Trap numbers from 00 h to 7 Fh can be specified, which allows access to any double word code location within the address range 00 '0000h... 00 '01FCh in code segment 0 (i.e. the interrupt jump vector table). For further information on the relation between trap numbers and interrupt or trap sources, refer to the device user manual section on "Interrupt and Trap Functions".

### 1.2 Instruction execution times

The instruction execution time depends on where the instruction is fetched from, and where the operands are read from or written to. The fastest processing mode is to execute a program fetched from the internal ROM. In this case most of the instructions can be processed in just one machine cycle.

All external memory accesses are performed by the on-chip External Bus Controller (EBC) which works in parallel with the CPU. Instructions from external memory cannot be processed as fast as instructions from the internal ROM, because it is necessary to perform data transfers sequentially via the external interface. In contrast to internal ROM program execution, the time required to process an external program additionally depends on the length of the instructions and operands, on the selected bus mode, and on the duration of an external memory cycle.

Processing a program from the internal RAM space is not as fast as execution from the internal ROM area, but it is flexible (i.e. for loading temporary programs into the internal RAM via the chip's serial interface, or end-of-line programming via the bootstrap loader).

The following description evaluates the minimum and maximum program execution times. which is sufficient for most requirements. For an exact determination of the instructions' state times, the facilities provided by simulators or emulators should be used.

This section defines measurement units, summarizes the minimum (standard) state times of the 16-bit microcontroller instructions, and describes the exceptions from the standard timing.

### 1.2.1 Definition of measurement units

The following measurement units are used to define instruction processing times:
[ ${ }^{\mathrm{CPU}}$ ]: CPU operating frequency (may vary from 1 MHz to 50 MHz ).
[State]: One state time is specified by one CPU clock period. Therefore, one State is used as the basic time unit, because it represents the shortest period of time which has to be considered for instruction timing evaluations.

$$
\begin{aligned}
1 \text { [State] } & \left.=1 / \text { f CPU }^{2}\right] & & \text {; for } f_{\mathrm{CPU}}=\text { variable } \\
& =50[\mathrm{~ns}] & & ; \text { for } f_{\mathrm{CPU}}=20 \mathrm{MHz}
\end{aligned}
$$

[fCPU]: CPU operating frequency (may vary from 1 MHz to 50 MHz ).
[ACT]: ALE (Address Latch Enable) Cycle Time specifies the time required to perform one external memory access. One ALE Cycle Time consists of either two (for demultiplexed external bus modes) or three (for multiplexed external bus modes) state times plus a number of state times, which is determined by the number of waitstates programmed in the MCTC (Memory Cycle Time Control) and MTTC (Memory Tristate Time Control) bit fields of the SYSCON/ BUSCONx registers.

For demultiplexed external bus modes:
$1 *$ ACT $=(2+(15-M C T C)+(1-$ MTTC $)) *$ States
$=100 \mathrm{n} . . .900 \mathrm{~ns} ;$ for ${ }^{\mathrm{f}} \mathrm{CPU}=20 \mathrm{MHz}$
For multiplexed external bus modes:

$$
\begin{aligned}
1 * \text { ACT } \quad & =(3+(15-\text { MCTC })+(1-\text { MTTC })) * \text { States } \\
& =150 \mathrm{~ns} \ldots 950 \mathrm{~ns} ; \text { for } f_{\mathrm{CPU}}=20 \mathrm{MHz}
\end{aligned}
$$

The total time ( $T_{\text {tot }}$ ) taken to process a particular part of a program can be calculated by the sum of the single instruction processing times ( $T_{\text {In }}$ ) of the considered instructions plus an offset value of 6 state times which takes into account the solitary filling of the pipeline:
$T_{\text {tot }} \quad=T_{11}+T_{12}+\ldots+T_{l n}+6 *$ States
The time ( $T_{\text {In }}$ ) taken to process a single instruction, consists of a minimum number ( $T_{\text {Imin }}$ ) plus an additional number ( $T_{\text {ladd }}$ ) of instruction state times and/or ALE Cycle Times:
$T_{\text {ln }} \quad=T_{\text {Imin }}+T_{\text {ladd }}$

### 1.2.2 Minimum state times

The table below shows the minimum number of state times required to process an instruction fetched from the internal ROM ( $T_{\text {Imin }}(R O M)$ ). This table can also be used to calculate the minimum number of state times for instructions fetched from the internal RAM $\left(T_{\text {Imin }}(R A M)\right.$ ), or ALE Cycle Times for instructions fetched from the external memory ( $T_{\text {Imin }}$ (ext)).

Most of the 16-bit microcontroller instructions (except some branch, multiplication, division and a special move instructions) require a minimum of two state times. For internal ROM program execution, execution time has no dependence on instruction length, except for some special branch situations.

To evaluate the execution time for the injected target instruction of a cache jump instruction, it can be considered as if it was executed from the internal ROM, regardless of which memory area the rest of the current program is really fetched from.

For some of the branch instructions the table below represents both the standard number of state times (i.e. the corresponding branch is taken) and an additional $T_{\text {Imin }}$ value in parentheses, which refers to the case where, either the branch condition is not met, or a cache jump is taken.

| Instruction | $\boldsymbol{T}_{\text {Imin }}$ (ROM) [States] | $\boldsymbol{T}_{\text {Imin }}$ (ROM) (20MHz CPU clk) |  |  |
| :--- | :--- | :---: | :--- | :---: |
| CALLI, CALLA | 4 | $(2)$ | 200 | $(100)$ |
| CALLS, CALLR, PCALL | 4 |  | 200 |  |
| JB, JBC, JNB, JNBS | 4 | $(2)$ | 200 | $(100)$ |
| JMPS | 4 | 200 |  |  |
| JMPA, JMPI, JMPR | 4 | 200 |  |  |
| MUL, MULU | 10 | 500 |  |  |
| DIV, DIVL, DIVU, DIVLU | 20 | 1000 |  |  |
| MOV[B] Rn, [Rm + \#data $\left.{ }_{16}\right]$ | 4 | 200 |  |  |
| RET, RETI, RETP, RETS | 4 | 200 |  |  |
| TRAP | 4 | 200 | 100 |  |
| All other instructions | 2 |  |  |  |

Table 6 Minimum instruction state times [Unit = ns]
Instructions executed from the internal RAM require the same minimum time as they would if they were fetched from the internal ROM, plus an instruction-length dependent number of state times, as follows:

- For 2-byte instructions: $T_{\text {Imin }}(R A M)=T_{\text {Imin }}(R O M)+4 *$ States
- For 4-byte instructions: $T_{\text {Imin }}(R A M)=T_{\text {Imin }}(R O M)+6 *$ States

Unlike internal ROM program execution, the minimum time $T_{\text {Imin }}$ (ext) to process an external instruction also depends on instruction length. $T_{\text {Imin }}($ ext $)$ is either 1 ALE Cycle Time for most of the 2-byte instructions, or 2 ALE Cycle Times for most of the 4-byte instructions. The following formula represents the minimum execution time of instructions fetched from an external memory via a 16-bit wide data bus:

- For 2-byte instructions: $T_{\text {Imin }}(e x t)=1 * A C T+\left(T_{\text {Imin }}(R O M)-2\right) *$ States
- For 4-byte instructions: $T_{\text {Imin }}(e x t)=2 \star A C T s+\left(T_{\text {Imin }}(R O M)-2\right) *$ States

Note For instructions fetched from an external memory via an 8-bit wide data bus, the minimum number of required ALE Cycle Times is twice the number for those of a 16-bit wide bus.

### 1.2.3 Additional state times

Some operand accesses can extend the execution time of an instruction $T_{\text {In }}$. Since the additional time $T_{\text {ladd }}$ is generally caused by internal instruction pipelining, it may be possible to minimize the effect by rearranging the instruction sequences. Simulators and emulators offer a high level of programmer support for program optimization.

The following operands require additional state times:
Internal ROM operand reads: $T_{\text {ladd }}=2 *$ States
Both byte and word operand reads always require 2 additional state times.
Internal RAM operand reads via indirect addressing modes: $T_{\text {ladd }}=0$ or 1 * State Reading a GPR or any other directly addressed operand within the internal RAM space does NOT cause additional state times. However, reading an indirectly addressed internal RAM operand will extend the processing time by 1 state time, if the preceding instruction auto-increments or auto-decrements a GPR, as shown in the following example:

```
In :MOV R1,[R0+] ; auto-increment R0
In+1 : MOV [R3], [R2] ; if R2 points into the internal RAM space:
    ; Tladd = 1 * State
```

In this case, the additional time can be avoided by putting another suitable instruction before the instruction $I_{n+1}$ indirectly reading the internal RAM.

Internal SFR operand reads: $T_{\text {ladd }}=0,1 *$ State or $2 *$ States
SFR read accesses do NOT usually require additional processing time. In some rare cases, however, either one or two additional state times will be caused by particular SFR operations:

- Reading an SFR immediately after an instruction, which writes to the internal SFR space, as shown in the following example:

```
In : MOV T0, #1000h ; write to Timer 0
In+1 : ADD R3, T1 ; read from Timer 1: TIadd = 1 * State
```

- Reading the PSW register immediately after an instruction which implicitly updates the flags as shown in the following example:

```
In : ADD R0, #1000h ; implicit modification of PSW flags
I : BAND C, Z ; read from PSW: TIadd = 2 * States
```

- Implicitly incrementing or decrementing the SP register immediately after an instruction which explicitly writes to the SP register, as shown in the following example:

```
In : MOV SP, #OFBOOh ; explicit update of the stack pointer
In+1 : SCXT R1, #1000h ; implicit decrement of the stack pointer:
    ; T}\mp@subsup{T}{\mathrm{ Iadd }}{}=2*\mathrm{ States
```

In each of these above cases, the extra state times can be avoided by putting other suitable instructions before the instruction $I_{n+1}$ reading the SFR.

External operand reads: $T_{\text {ladd }}=1 *$ ACT
Any external operand reading via a 16 -bit wide data bus requires one additional ALE Cycle Time. Reading word operands via an 8 -bit wide data bus takes twice as much time (2 ALE Cycle Times) as the reading of byte operands.

External operand writes: $T_{\text {ladd }}=0 *$ State $\ldots 1 *$ ACT
Writing an external operand via a 16 -bit wide data bus takes one additional ALE Cycle Time. For timing calculations of external program parts, this extra time must always be considered. The value of $T_{\text {ladd }}$ which must be considered for timing evaluations of internal program parts, may fluctuate between 0 state times and 1 ALE Cycle Time. This is because external writes are normally performed in parallel to other CPU operations. Thus, $T_{\text {ladd }}$ could already have been considered in the standard processing time of another instruction. Writing a word operand via an 8 -bit wide data bus requires twice as much time (2 ALE Cycle Times) as the writing of a byte operand.

Jumps into the internal ROM space: $T_{\text {ladd }}=0$ or 2 * States
The minimum time of 4 state times for standard jumps into the internal ROM space will be extended by 2 additional state times, if the branch target instruction is a double word instruction at a non-aligned double word location ( $\mathrm{xxx2h}, \mathrm{xxx6h}, \mathrm{xxxAh}, \mathrm{xxxEh}$ ), as shown in the following example:

```
label : .... ; any non-aligned double word instruction
; (e.g. at location 0FFEh)
In+1 : JMPA cc_UC, label
; if a standard branch is taken:
; T}\mp@subsup{T}{\mathrm{ Iadd }}{}=2*\mathrm{ States ( }\mp@subsup{\textrm{T}}{\mathrm{ In }}{= 6 * States)
```

A cache jump, which normally requires just 2 state times, will be extended by 2 additional state times, if both the cached jump target instruction and the following instruction are non-aligned double word instructions, as shown in the following example:

| label | : .... | ; any non-aligned double word instruction <br> ; (e.g. at location 12FAh) |
| :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{n}+1}$ | : $\cdot \cdots$ | ; any non-aligned double word instruction <br> ; (e.g. at location 12FEh) |
| $I_{n+1}$ | : JMPR cc_UC, label | ; provided that a cache jump is taken: <br> ; $\mathrm{T}_{\text {Iadd }}=2$ * States $\left(\mathrm{T}_{\mathrm{In}}=4\right.$ * States $)$ |

If necessary, these extra state times can be avoided by allocating double word jump target instructions to aligned double word addresses (xxx0h, xxx4h, xxx8h, xxxCh).

Testing Branch Conditions: $T_{\text {ladd }}=0$ or $1 *$ States
NO extra time is usually required for a conditional branch instructions to decide whether a branch condition is met or not. However, an additional state time is required if the preceding instruction writes to the PSW register, as shown in the following example:

```
In : BSET USR0 ; implicit modification of PSW flags
In+1 : JMPR cc_Z, label ; test condition flag in PSW: TIadd= 1 * State
```

In this case, the extra state time can be intercepted by putting another suitable instruction before the conditional branch instruction.

### 1.3 Instruction set summary

The following table lists the instruction mnemonic by hex-code with operand.
Table 7 Instruction mnemonic by hex-code with operand


Table 8 lists the instructions by their mnemonic and identifies the addressing modes that may be used with a specific instruction and the instruction length, depending on the selected addressing mode (in bytes).

| Mnemonic | Addressing modes | 㐌 | Mnemonic | Addressing modes | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADD[B] <br> ADDC[B] <br> AND[B] <br> OR[B] <br> SUB[B] <br> SUBC[B] <br> XOR[B] | $\begin{aligned} & R w_{n}{ }^{1}, R w_{m}{ }^{1} \\ & R w_{n}{ }^{1},\left[R w_{i}\right] \end{aligned}$ | $\overline{2}$ | $\begin{aligned} & \hline \hline \mathrm{CPL[B]} \\ & \mathrm{NEG}[\mathrm{~B}] \end{aligned}$ | $\mathrm{Rw}_{\mathrm{n}}{ }^{1}$ | 2 |
|  | $R w_{n}{ }^{1},\left[R w_{i}+\right]$ <br> $R w_{n}{ }^{1}$, \#data ${ }_{3}$ reg, \#data ${ }_{16}$ reg, mem | $\left\lvert\, \begin{aligned} & 2 \\ & 2 \\ & 4 \\ & 4 \end{aligned}\right.$ | DIV DIVL <br> DIVLU DIVU | $\mathrm{Rw}_{\mathrm{n}}$ | 2 |
|  | mem, reg | 4 | MUL MULU | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ | 2 |
| ASHR <br> ROL / ROR <br> SHL / SHR | $R w_{n}, R w_{m}$ <br> $R w_{n}$, \#data $_{4}$ | $\begin{aligned} & \hline 2 \\ & 2 \end{aligned}$ | CMPD1/2 CMPI1/2 | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ <br> $R w_{n}$, \#data $_{16}$ <br> $R w_{n}$, mem | 2 <br> 4 <br> 4 |
| BAND <br> BCMP <br> BMOV <br> BMOVN <br> BOR / BXOR | bitaddr $_{\text {Z. } 2}$, bitaddr $_{\text {Q. }}$ | 4 | CMP[B] | $\begin{aligned} & R w_{n}, R w_{m}{ }^{1} \\ & R w_{n},\left[R w_{i}\right]^{1} \\ & R w_{n},\left[R w_{i}+\right]^{1} \\ & R w_{n}, \# \text { data }_{3}{ }^{1} \\ & \mathrm{reg}, \# \text { data }_{16} \\ & \text { reg, mem } \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 4 \\ & 4 \end{aligned}$ |
| $\begin{aligned} & \hline \text { BCLR } \\ & \text { BSET } \end{aligned}$ | bitaddr $_{\text {Q. }}$, | 2 | CALLA <br> JMPA | cc, caddr | 4 |
| $\begin{aligned} & \hline \text { BFLDH } \\ & \mathrm{BFLDL} \end{aligned}$ | bitoff $_{\text {Q }}$, \#mask $_{8}$, \#data ${ }_{8}$ | 4 | CALLI JMPI | cc, [ $\mathrm{Rw}_{\mathrm{n}}$ ] | 2 |

Table 8 Mnemonic vs address mode \& number of bytes


Table 8 Mnemonic vs address mode \& number of bytes (Continued)

1. Byte oriented instructions (suffix ' $B$ ') use Rb instead of Rw (not with [Rw $\mathrm{w}_{\mathrm{j}}$ !).

### 1.4 Instruction set ordered by functional group

The minimum number of state times required for instruction execution are given for the following configurations: internal ROM, internal RAM, external memory with a 16-bit demultiplexed and multiplexed bus or an 8-bit demultiplexed and multiplexed bus. These state time figures do not take into account possible wait states on external busses or possible additional state times induced by operand fetches. The following notes apply to this summary:

## Data addressing modes

Rw: $\quad$ Word GPR (R0, R1, ... R15)
Rb: $\quad$ Byte GPR (RL0, RH0, ... RL7, RH7)
reg: $\quad$ SFR or GPR (in case of a byte operation on an SFR, only the low byte can be accessed via 'reg')
mem: Direct word or byte memory location
[...]: Indirect word or byte memory location. (Any word GPR can be used as indirect address pointer, except for the arithmetic, logical and compare instructions, where only R0 to R3 are allowed)
bitaddr: Direct bit in the bit-addressable memory area
bitoff: Direct word in the bit-addressable memory area
\#data ${ }_{x}$ : Immediate constant (the number of significant bits that can be user-specified is given by the appendix "x").
\#mask ${ }_{8}$ : Immediate 8-bit mask used for bit-field modifications

## Multiply and divide operations

The MDL and MDH registers are implicit source and/or destination operands of the multiply and divide instructions.

## Branch target addressing modes

caddr: Direct 16-bit jump target address (Updates the Instruction Pointer)
seg: Direct 8-bit segment address (Updates the Code Segment Pointer)
rel: $\quad$ Signed 8-bit jump target word offset address relative to the Instruction Pointer of the following instruction
\#trap7: Immediate 7-bit trap or interrupt number.

## Extension operations

I The EXT* instructions override the standard DPP addressing scheme:
| \#pag: Immediate 10-bit page address.
I \#seg: Immediate 8-bit segment address.

## Branch condition codes

cc: Symbolically specifiable condition codes
cc_UC Unconditional
cc_Z Zero
cc_NZ Not Zero
cc_V Overflow
cc_NV No Overflow
cc_N Negative
cc_NN Not Negative
cc_C Carry
cc_NC No Carry
cc_EQ Equal
cc_NE Not Equal
cc_ULT Unsigned Less Than
cc_ULE Unsigned Less Than or Equal
cc_UGE Unsigned Greater Than or Equal
cc_UGT Unsigned Greater Than
cc_SLE Signed Less Than or Equal
cc_SLT Signed Less Than
cc_SGE $\quad$ Signed Greater Than or Equal
cc_SGT Signed Greater Than
cc_NET Not Equal and Not End-of-Table

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Mnemonic \& Description \&  \&  \& ¢ \& $x$

$\vdots$
$\vdots$
$\vdots$ \& 年 \&  \& $\stackrel{\text { ¢ }}{\substack{\text { ¢ } \\ \text { - }}}$ <br>
\hline ADD Rw, Rw \& Add direct word GPR to direct GPR \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADD Rw, [Rw] \& Add indirect word memory to direct GPR \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADD Rw, [Rw+] \& Add indirect word memory to direct GPR and postincrement source pointer by 2 \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADD Rw, \#data 3 \& Add immediate word data to direct GPR \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADD reg, \#data ${ }_{16}$ \& Add immediate word data to direct register \& 2 \& 8 \& 4 \& 6 \& 8 \& 12 \& 4 <br>
\hline ADD reg, mem \& Add direct word memory to direct register \& 2 \& 8 \& 4 \& 6 \& 8 \& 12 \& 4 <br>
\hline ADD mem, reg \& Add direct word register to direct memory \& 2 \& 8 \& 4 \& 6 \& 8 \& 12 \& 4 <br>
\hline ADDB Rb, Rb \& Add direct byte GPR to direct GPR \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADDB Rb, [Rw] \& Add indirect byte memory to direct GPR \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADDB Rb, [Rw+] \& Add indirect byte memory to direct GPR and post-increment source pointer by 1 \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADDB Rb, \#data ${ }_{3}$ \& Add immediate byte data to direct GPR \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADDB reg, \#data ${ }_{16}$ \& Add immediate byte data to direct register \& 2 \& 8 \& 4 \& 6 \& 8 \& 12 \& 4 <br>
\hline ADDB reg, mem \& Add direct byte memory to direct register \& 2 \& 8 \& 4 \& 6 \& 8 \& 12 \& 4 <br>
\hline ADDB mem, reg \& Add direct byte register to direct memory \& 2 \& 8 \& 4 \& 6 \& 8 \& 12 \& 4 <br>
\hline ADDC Rw, Rw \& Add direct word GPR to direct GPR with Carry \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADDC Rw, [Rw] \& Add indirect word memory to direct GPR with Carry \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADDC Rw, [Rw+] \& Add indirect word memory to direct GPR with Carry and post-increment source pointer by 2 \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADDC Rw, \#data 3 \& Add immediate word data to direct GPR with Carry \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADDC reg, \#data ${ }_{16}$ \& Add immediate word data to direct register with Carry \& 2 \& 8 \& 4 \& 6 \& 8 \& 12 \& 4 <br>
\hline ADDC reg, mem \& Add direct word memory to direct register with Carry \& 2 \& 8 \& 4 \& 6 \& 8 \& 12 \& 4 <br>
\hline ADDC mem, reg \& Add direct word register to direct memory with Carry \& 2 \& 8 \& 4 \& 6 \& 8 \& 12 \& 4 <br>
\hline ADDCB Rb, Rb \& Add direct byte GPR to direct GPR with Carry \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline ADDCB Rb, [Rw] \& Add indirect byte memory to direct GPR with Carry \& 2 \& 6 \& 2 \& 3 \& 4 \& 6 \& 2 <br>
\hline
\end{tabular}

## Table 9 Arithmetic instructions

| Mnemonic | Description |  |  | $$ | - | cot | (1) | $\stackrel{\text { ¢ }}{\substack{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDCB Rb, [Rw+] | Add indirect byte memory to direct GPR with Carry and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDCB Rb, \#data 3 | Add immediate byte data to direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ADDCB reg, \#data ${ }_{16}$ | Add immediate byte data to direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDCB reg, mem | Add direct byte memory to direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ADDCB mem, reg | Add direct byte register to direct memory with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CPL Rw | Complement direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CPLB Rb | Complement direct byte GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| DIV Rw | Signed divide register MDL by direct GPR (16-/16-bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| DIVL Rw | Signed long divide register MD by direct GPR (32-/16-bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| DIVLU Rw | Unsigned long divide register MD by direct GPR (32-/16-bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| DIVU Rw | Unsigned divide register MDL by direct GPR (16-/16-bit) | 20 | 24 | 20 | 21 | 22 | 24 | 2 |
| MUL Rw, Rw | Signed multiply direct GPR by direct GPR (16-16-bit) | 10 | 14 | 10 | 11 | 12 | 14 | 2 |
| MULU Rw, Rw | Unsigned multiply direct GPR by direct GPR (16-16-bit) | 10 | 14 | 10 | 11 | 12 | 14 | 2 |
| NEG Rw | Negate direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| NEGB Rb | Negate direct byte GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB Rw, Rw | Subtract direct word GPR from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB Rw, [Rw] | Subtract indirect word memory from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB Rw, [Rw+] | Subtract indirect word memory from direct GPR \& post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB Rw, \#data ${ }_{3}$ | Subtract immediate word data from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUB reg, \#data ${ }_{16}$ | Subtract immediate word data from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUB reg, mem | Subtract direct word memory from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 9 Arithmetic instructions (Continued)

| Mnemonic | Description |  |  | ¢ |  | ¢ |  | $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUB mem, reg | Subtract direct word register from direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBB Rb, Rb | Subtract direct byte GPR from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB Rb, [Rw] | Subtract indirect byte memory from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB Rb, [Rw+] | Subtract indirect byte memory from direct GPR \& post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB Rb, \#data ${ }_{3}$ | Subtract immediate byte data from direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBB reg, \#data ${ }_{16}$ | Subtract immediate byte data from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBB reg, mem | Subtract direct byte memory from direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBB mem, reg | Subtract direct byte register from direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBC Rw, Rw | Subtract direct word GPR from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC Rw, [Rw] | Subtract indirect word memory from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC Rw, [Rw+] | Subtract indirect word memory from direct GPR with Carry and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC Rw, \#data ${ }_{3}$ | Subtract immediate word data from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBC reg, \#data ${ }_{16}$ | Subtract immediate word data from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBC reg, mem | Subtract direct word memory from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBC mem, reg | Subtract direct word register from direct memory with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBCB Rb, Rb | Subtract direct byte GPR from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCB Rb, [Rw] | Subtract indirect byte memory from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCB Rb, [Rw+] | Subtract indirect byte memory from direct GPR with Carry and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SUBCB Rb, \#data ${ }_{3}$ | Subtract immediate byte data from direct GPR with Carry | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Table 9 Arithmetic instructions (Continued)

| Mnemonic | Description |  | $\begin{aligned} & \underset{i}{\Sigma} \\ & \underset{\alpha}{\alpha} \\ & \dot{\Xi} \\ & \hline \end{aligned}$ |  |  | ¢ |  | $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUBCB reg, \#data ${ }_{16}$ | Subtract immediate byte data from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBCB reg, mem | Subtract direct byte memory from direct register with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SUBCB mem, reg | Subtract direct byte register from direct memory with Carry | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 9 Arithmetic instructions (Continued)

| Mnemonic | Description |  |  | - | - | - | - | $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND Rw, Rw | Bitwise AND direct word GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND Rw, [Rw] | Bitwise AND indirect word memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND Rw, [Rw+] | Bitwise AND indirect word memory with direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND Rw, \#data ${ }_{3}$ | Bitwise AND immediate word data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| AND reg, \#data ${ }_{16}$ | Bitwise AND immediate word data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| AND reg, mem | Bitwise AND direct word memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| AND mem, reg | Bitwise AND direct word register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ANDB Rb, Rb | Bitwise AND direct byte GPR with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB Rb, [Rw] | Bitwise AND indirect byte memory with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB Rb, [Rw+] | Bitwise AND indirect byte memory with direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB Rb, \#data ${ }_{3}$ | Bitwise AND immediate byte data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ANDB reg, \#data ${ }_{16}$ | Bitwise AND immediate byte data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ANDB reg, mem | Bitwise AND direct byte memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| ANDB mem, reg | Bitwise AND direct byte register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 10 Logical instructions

| Mnemonic |  | Description |  |  | + |  | ف난 | - | - |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OR | Rw, Rw | Bitwise OR direct word GPR with direct GPR | 2 | 6 | 2 |  |  | 4 | 6 | 2 |
| OR | Rw, [Rw] | Bitwise OR indirect word memory with direct GPR | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |
| OR | Rw, [Rw+] | Bitwise OR indirect word memory with direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 |  |  | 4 | 6 | 2 |
| OR | Rw, \#data 3 | Bitwise OR immediate word data with direct GPR | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |
| OR | reg, \#data ${ }_{16}$ | Bitwise OR immediate word data with direct register | 2 | 8 | 4 |  |  | 8 | 12 | 4 |
| OR | reg, mem | Bitwise OR direct word memory with direct register | 2 | 8 | 4 |  |  | 8 | 12 | 4 |
| OR | mem, reg | Bitwise OR direct word register with direct memory | 2 | 8 | 4 |  |  | 8 | 12 | 4 |
| ORB | Rb, Rb | Bitwise OR direct byte GPR with direct GPR | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |
| ORB | Rb, [Rw] | Bitwise OR indirect byte memory with direct GPR | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |
| ORB | Rb, [Rw+] | Bitwise OR indirect byte memory with direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 |  |  | 4 | 6 | 2 |
| ORB | Rb, \#data 3 | Bitwise OR immediate byte data with direct GPR | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |
| ORB | reg, \#data ${ }_{16}$ | Bitwise OR immediate byte data with direct register | 2 | 8 | 4 |  | 6 | 8 | 12 | 4 |
| ORB | reg, mem | Bitwise OR direct byte memory with direct register | 2 | 8 | 4 | 6 |  | 8 | 12 | 4 |
| ORB | mem, reg | Bitwise OR direct byte register with direct memory | 2 | 8 | 4 | 6 |  | 8 | 12 | 4 |
| XOR | Rw, Rw | Bitwise XOR direct word GPR with direct GPR | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |
| XOR | Rw, [Rw] | Bitwise XOR indirect word memory with direct GPR | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |
| XOR | Rw, [Rw+] | Bitwise XOR indirect word memory with direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |
| XOR | Rw, \#data ${ }_{3}$ | Bitwise XOR immediate word data with direct GPR | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |
| XOR | reg, \#data ${ }_{16}$ | Bitwise XOR immediate word data with direct register | 2 | 8 | 4 |  | 6 | 8 | 12 | 4 |
| XOR | reg, mem | Bitwise XOR direct word memory with direct register | 2 | 8 | 4 |  | 6 | 8 | 12 | 4 |
| XOR | mem, reg | Bitwise XOR direct word register with direct memory | 2 | 8 | 4 |  | 6 | 8 | 12 | 4 |
| XORB | Rb, Rb | Bitwise XOR direct byte GPR with direct GPR | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |
| XORB | Rb, [Rw] | Bitwise XOR indirect byte memory with direct GPR | 2 | 6 | 2 |  | 3 | 4 | 6 | 2 |

Table 10 Logical instructions (Continued)

| Mnemonic | Description |  |  | : | - | ¢ | - | $\stackrel{\text { ¢ }}{\substack{\text { ¢ } \\ \text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XORB Rb, [Rw+] | Bitwise XOR indirect byte memory with direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XORB Rb, \#data ${ }_{3}$ | Bitwise XOR immediate byte data with direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| XORB reg, \#data ${ }_{16}$ | Bitwise XOR immediate byte data with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XORB reg, mem | Bitwise XOR direct byte memory with direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| XORB mem, reg | Bitwise XOR direct byte register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 10 Logical instructions (Continued)

| Mnemonic | Description |  |  | - | $\stackrel{\square}{\text { a }}$ | - | $\begin{array}{\|l\|} \hline \mathbf{n} \\ \dot{\infty} \\ \hline \end{array}$ | $\stackrel{\substack{\text { ¢ } \\ \text { ¢ }}}{\text { ¢ }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BAND <br> bitaddr, bitaddr | AND direct bit with direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BCLR bitaddr | Clear direct bit | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| BCMP bitaddr, bitaddr | Compare direct bit to direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BFLDH bitoff, \#mask ${ }_{8}$,\#data ${ }_{8}$ | Bitwise modify masked high byte of bit-addressable direct word memory with immediate data | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BFLDL bitoff, \#mask ${ }_{8}$, \#data ${ }_{8}$ | Bitwise modify masked low byte of bit-addressable direct word memory with immediate data | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BMOV bitaddr, bitaddr | Move direct bit to direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BMOVN bitaddr, bitaddr | Move negated direct bit to direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BOR <br> bitaddr, bitaddr | OR direct bit with direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| BSET bitaddr | Set direct bit | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| BXOR bitaddr, bitaddr | XOR direct bit with direct bit | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMP Rw, Rw | Compare direct word GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP Rw, [Rw] | Compare indirect word memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Table 11 Boolean bit map instructions

| Mnemonic | Description |  |  | - | - | $\begin{aligned} & \mathbf{0} \\ & \mathbf{o} \\ & \hline \mathbf{\infty} \end{aligned}$ | - | $\stackrel{\text { ¢ }}{\substack{ \pm \\ \text { m }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMP Rw, [Rw+] | Compare indirect word memory to direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP Rw, \#data ${ }_{3}$ | Compare immediate word data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMP reg, \#data ${ }_{16}$ | Compare immediate word data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMP reg, mem | Compare direct word memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPB Rb, Rb | Compare direct byte GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB Rb, [Rw] | Compare indirect byte memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB Rb, [Rw+] | Compare indirect byte memory to direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB Rb, \#data ${ }_{3}$ | Compare immediate byte data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPB reg, \#data ${ }_{16}$ | Compare immediate byte data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPB reg, mem | Compare direct byte memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 11 Boolean bit map instructions (Continued)

| Mnemonic | Description |  |  | - | - | - | - |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMPD1 Rw, \#data ${ }_{4}$ | Compare immediate word data to direct GPR and decrement GPR by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPD1 Rw, \#data ${ }_{16}$ | Compare immediate word data to direct GPR and decrement GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPD1 Rw, mem | Compare direct word memory to direct GPR and decrement GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPD2 Rw, \#data ${ }_{4}$ | Compare immediate word data to direct GPR and decrement GPR by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPD2 Rw, \#data ${ }_{16}$ | Compare immediate word data to direct GPR and decrement GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPD2 Rw, mem | Compare direct word memory to direct GPR and decrement GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 12 Compare and loop instructions

| Mnemonic | Description |  |  | - | " | - | - | $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMPI1 Rw, \#data 4 | Compare immediate word data to direct GPR and increment GPR by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPI1 Rw, \#data ${ }_{16}$ | Compare immediate word data to direct GPR and increment GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPI1 Rw, mem | Compare direct word memory to direct GPR and increment GPR by 1 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPI2 Rw, \#data ${ }_{4}$ | Compare immediate word data to direct GPR and increment GPR by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| CMPI2 Rw, \#data ${ }_{16}$ | Compare immediate word data to direct GPR and increment GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| CMPI2 Rw, mem | Compare direct word memory to direct GPR and increment GPR by 2 | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 12 Compare and loop instructions (Continued)

| Mnemonic | Description | $\begin{aligned} & \sum_{0} \\ & \mathbf{x} \\ & \dot{j} \end{aligned}$ |  | - | - | $\stackrel{\text { \# }}{\text { ¢ }}$ | - |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRIOR Rw, Rw | Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Table 13 Prioritize instructions

| Mnemonic | Description |  |  | - | - | - | - | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASHR Rw, Rw | Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ASHR Rw, \#data ${ }_{4}$ | Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Table 14 Shift and rotate instructions

| Mnemonic | Description | ¢ | 交 | " | $\stackrel{\text { 人}}{\substack{\text { ¢ }}}$ | - | - | $\stackrel{\substack{0 \\ \sim \\ 0}}{\sim}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROL Rw, Rw | Rotate left direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROL Rw, \#data ${ }_{4}$ | Rotate left direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROR Rw, Rw | Rotate right direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| ROR Rw, \#data ${ }_{4}$ | Rotate right direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SHL Rw, Rw | Shift left direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SHL Rw, \#data ${ }_{4}$ | Shift left direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SHR Rw, Rw | Shift right direct word GPR; number of shift cycles specified by direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SHR Rw, \#data ${ }_{4}$ | Shift right direct word GPR; number of shift cycles specified by immediate data | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Table 14 Shift and rotate instructions (Continued)

| Mnemonic | Description | $\begin{aligned} & \underset{\sim}{\boldsymbol{O}} \\ & \underset{\sim}{\mathbf{I}} \\ & \underline{\underline{I}} \end{aligned}$ | $\begin{aligned} & \underset{\substack{\Sigma}}{\underline{d}} \\ & \underline{\underline{j}} \end{aligned}$ | $\begin{array}{\|l} \stackrel{\rightharpoonup}{\circ} \\ \dot{\hat{\circ}} \\ \hline \end{array}$ | - |  | - | $\stackrel{y}{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV Rw, Rw | Move direct word GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV Rw, \#data 4 | Move immediate word data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV reg, \#data ${ }_{16}$ | Move immediate word data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV Rw, [Rw] | Move indirect word memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV Rw, [Rw+] | Move indirect word memory to direct GPR and post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV [Rw], Rw | Move direct word GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV [-Rw], Rw | Pre-decrement destination pointer by 2 and move direct word GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV [Rw], [Rw] | Move indirect word memory to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Table 15 Data movement instructions

| Mnemonic | Description | $\begin{array}{\|l} \mathbf{\Sigma} \\ 0 \\ \mathbf{X} \\ \hline \mathbf{I} \\ \hline \end{array}$ |  | $\begin{array}{r} \mathbf{0} \\ \stackrel{0}{6} \\ \hline 1 \\ \hline \end{array}$ | (1) |  | \% | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV [Rw+], [Rw] | Move indirect word memory to indirect memory \& post-increment destination pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV [Rw], [Rw+] | Move indirect word memory to indirect memory \& post-increment source pointer by 2 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOV Rw, [Rw+ \#data ${ }_{16}$ ] | Move indirect word memory by base plus constant to direct GPR | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| MOV [Rw+ \#data ${ }_{16}$ ], Rw | Move direct word GPR to indirect memory by base plus constant | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV [Rw], mem | Move direct word memory to indirect memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV mem, [Rw] | Move indirect word memory to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV reg, mem | Move direct word memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOV mem, reg | Move direct word register to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB Rb, Rb | Move direct byte GPR to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB Rb, \#data ${ }_{4}$ | Move immediate byte data to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB $\quad$ reg, \#data ${ }_{16}$ | Move immediate byte data to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB Rb, [Rw] | Move indirect byte memory to direct GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB Rb, [Rw+] | Move indirect byte memory to direct GPR and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB [Rw], Rb | Move direct byte GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB [-Rw], Rb | Pre-decrement destination pointer by 1 and move direct byte GPR to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB [Rw], [Rw] | Move indirect byte memory to indirect memory | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB [Rw+], [Rw] | Move indirect byte memory to indirect memory and post-increment destination pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB [Rw], [Rw+] | Move indirect byte memory to indirect memory and post-increment source pointer by 1 | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVB Rb, [Rw+ \#data ${ }_{16}$ ] | Move indirect byte memory by base plus constant to direct GPR | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| MOVB [Rw+ \#data ${ }_{16}$ ], Rb | Move direct byte GPR to indirect memory by base plus constant | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB [Rw], mem | Move direct byte memory to indirect memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB mem, [Rw] | Move indirect byte memory to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB reg, mem | Move direct byte memory to direct register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVB mem, reg | Move direct byte register to direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 15 Data movement instructions (Continued)

| Mnemonic | Description | $\begin{aligned} & \underset{0}{\Sigma} \\ & \underset{\sim}{2} \\ & \dot{I} \\ & \hline \end{aligned}$ | $\begin{aligned} & \underset{\substack{2}}{\underline{j}} \\ & \underline{j} \end{aligned}$ | - | $\begin{array}{\|l} \mathbf{0} \\ \stackrel{\rightharpoonup}{\mathbf{0}} \\ \hline 1 \end{array}$ | - | \% | $\stackrel{\substack{0 \\ 0}}{\substack{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVBS Rw, Rb | Move direct byte GPR with sign extension to direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVBS reg, mem | Move direct byte memory with sign extension to direct word register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBS mem, reg | Move direct byte register with sign extension to direct word memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBZ Rw, Rb | Move direct byte GPR with zero extension to direct word GPR | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| MOVBZ reg, mem | Move direct byte memory with zero extension to direct word register | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| MOVBZ mem, reg | Move direct byte register with zero extension to direct word memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 15 Data movement instructions (Continued)

| Mnemonic | Description |  |  | $\begin{aligned} & \text { 末 } \\ & \mathbf{ف} \\ & \hline \end{aligned}$ | - | - | $\begin{array}{\|l\|} \hline \frac{x}{0} \\ \frac{x}{\infty} \\ \hline \end{array}$ | $\stackrel{\sim}{\infty}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CALLA cc, caddr | Call absolute subroutine if condition is met | 4/2 | 10/8 | 6/4 | 8/6 | 10/8 | 14/12 | 4 |
| CALLI cc, [Rw] | Call indirect subroutine if condition is met | 4/2 | 8/6 | 4/2 | 5/3 | 6/4 | 8/6 | 2 |
| CALLR rel | Call relative subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| CALLS seg, caddr | Call absolute subroutine in any code segment | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JB bitaddr, rel | Jump relative if direct bit is set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JBC bitaddr, rel | Jump relative and clear bit if direct bit is set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JMPA cc, caddr | Jump absolute if condition is met | 4/2 | 10/8 | 6/4 | 8/6 | 10/8 | 14/12 | 4 |
| JMPI cc, [Rw] | Jump indirect if condition is met | 4/2 | 8/6 | 4/2 | 5/3 | 6/4 | 8/6 | 2 |
| JMPR cc, rel | Jump relative if condition is met | 4/2 | 8/6 | 4/2 | 5/3 | 6/4 | 8/6 | 2 |
| JMPS seg, caddr | Jump absolute to a code segment | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| JNB bitaddr, rel | Jump relative if direct bit is not set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |

Table 16 Jump and Call Instructions

| Mnemonic | Description |  |  | $$ |  |  |  | $\stackrel{\text { ¢ }}{\substack{0 \\ 0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JNBS bitaddr，rel | Jump relative and set bit if direct bit is not set | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| PCALL reg，caddr | Push direct word register onto system stack and call absolute subroutine | 4 | 10 | 6 | 8 | 10 | 14 | 4 |
| TRAP \＃trap7 | Call interrupt service routine via immediate trap number | 4 | 8 | 4 | 5 | 6 | 8 | 2 |

Table 16 Jump and Call Instructions（Continued）

| Mnemonic | Description | ¢ |  | － | ＂ | － | － | $\stackrel{\text { ¢ }}{\substack{\text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POP reg | Pop direct word register from system stack | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| PUSH reg | Push direct word register onto system stack | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| SCXT reg，\＃data ${ }_{16}$ | Push direct word register onto system stack and update register with immediate data | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SCXT reg，mem | Push direct word register onto system stack and update register with direct memory | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 17 System Stack Instructions

| Mnemonic | Description |  |  | － | － | ＂ | ¢ | － |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RET | Return from intra－segment subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| RETI | Return from interrupt service subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| RETP reg | Return from intra－segment subroutine and pop di－ rect word register from system stack | 4 | 8 | 4 | 5 | 6 | 8 | 2 |
| RETS | Return from inter－segment subroutine | 4 | 8 | 4 | 5 | 6 | 8 | 2 |

Table 18 Return Instructions

| Mnemonic | Description |  |  | - | - | - | - | $\stackrel{0}{\sim}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ATOMIC\#data ${ }_{2}$ | Begin ATOMIC sequence *) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| DISWDT | Disable Watchdog Timer | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EINIT | Signify End-of-Initialization on RSTOUT-pin | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTR \#data ${ }_{2}$ | Begin EXTended Register sequence *) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTP Rw, \#data 2 | Begin EXTended Page sequence*) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTP \#pag, \#data ${ }_{2}$ | Begin EXTended Page sequence*) | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTPR Rw, \#data ${ }_{2}$ | Begin EXTended Page and Register sequence *) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTPR \#pag, \#data 2 | Begin EXTended Page and Register sequence *) | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTS Rw, \#data 2 | Begin EXTended Segment sequence ${ }^{*}$ ) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTS \#seg, \#data ${ }_{2}$ | Begin EXTended Segment sequence ${ }^{*}$ ) | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| EXTSR Rw, \#data ${ }_{2}$ | Begin EXTended Segment and Register sequence *) | 2 | 6 | 2 | 3 | 4 | 6 | 2 |
| EXTSR \#seg, \#data ${ }_{2}$ | Begin EXTended Segment and Register sequence *) | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| IDLE | Enter Idle Mode | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| PWRDN | Enter Power Down Mode (supposes $\overline{\mathrm{NMI}}$-pin is low) | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SRST | Software Reset | 2 | 8 | 4 | 6 | 8 | 12 | 4 |
| SRVWDT | Service Watchdog Timer | 2 | 8 | 4 | 6 | 8 | 12 | 4 |

Table 19 System Control Instructions

| Mnemonic | Description | $\begin{aligned} & \sum_{0}^{\Sigma} \\ & \underline{X} \\ & \underline{I} \end{aligned}$ |  | - |  |  | - | $\stackrel{\text { ¢ }}{\substack{\text { ¢ } \\ \text { ¢ }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOP | Null operation | 2 | 6 | 2 | 3 | 4 | 6 | 2 |

Table 20 Miscellaneous instructions

### 1.5 Instruction set ordered by opcodes

The following pages list the instruction set ordered by their hexadecimal opcodes. This is used to identify specific instructions when reading executable code, i.e. during the debugging phase.

## Notes for Opcode Lists

1 These instructions are encoded by means of additional bits in the operand field of the instruction

| $x 0 h-x 7 h:$ | $R w, \# d a t a_{3}$ | or | $R b$, \#data 3 |
| :--- | :--- | :--- | :--- |
| $x 8 h-x B h:$ | $R w,[R w]$ | or | $R b,[R w]$ |
| $x C h-x F h$ | $R w,[R w+]$ | or | $R b,[R w+]$ |

For these instructions only the lowest four GPRs, R0 to R3, can be used as indirect address pointers.
2 These instructions are encoded by means of additional bits in the operand field of the instruction

| 00xx.xxxx: | EXTS | or |
| :--- | :--- | :--- |
| 01xx.xxx: | EXTP |  |
| $10 x x . x x x x:$ | EXTSR | or |
| $11 x x . x x x x:$ | EXTPR |  |

## Notes on the JMPR instructions

The condition code to be tested for the JMPR instructions is specified by the opcode. Two mnemonic representation alternatives exist for some of the condition codes.

## Notes on the BCLR and BSET instructions

The position of the bit to be set or to be cleared is specified by the opcode. The operand "bitaddr ${ }_{\text {Q. }}$ " (where $q=0$ to 15) refers to a particular bit within a bit-addressable word.

## Notes on the undefined opcodes

A hardware trap occurs when one of the undefined opcodes signified by '----' is decoded by the CPU.

| Hexcode | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 00 | 2 | ADD | Rw $\mathrm{w}_{\mathrm{n}}$, $\mathrm{Rw}_{\mathrm{m}}$ |
| 01 | 2 | ADDB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 02 | 4 | ADD | reg, mem |
| 03 | 4 | ADDB | reg, mem |
| 04 | 4 | ADD | mem, reg |
| 05 | 4 | ADDB | mem, reg |
| 06 | 4 | ADD | reg, \#data ${ }_{16}$ |
| 07 | 4 | ADDB | reg, \#data ${ }_{16}$ |
| 08 | 2 | ADD | $\mathrm{Rw}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ or $R w_{n},\left[\mathrm{Rw}_{\mathrm{i}}\right]$ or $\mathrm{Rw}_{\mathrm{n}}$, \#data $_{3}$ |
| 09 | 2 | ADDB | $\mathrm{Rb}_{\mathrm{n}},\left[R w_{i}+\right]$ or $R b_{\mathrm{n}},\left[R w_{i}\right]$ or $R b_{n}$, \#data ${ }_{3}$ |
| 0A | 4 | BFLDL | bitoff $_{\text {Q }}$, \#mask $_{8}$, \#data $_{8}$ |
| 0B | 2 | MUL | $R w_{n}, R w_{m}$ |
| 0C | 2 | ROL | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ |
| 0D | 2 | JMPR | cc_UC, rel |
| OE | 2 | BCLR | bitaddr $_{\text {Q } 0}$ |
| 0F | 2 | BSET | bitaddr $_{\text {Q. } 0}$ |
| 10 | 2 | ADDC | $R w_{n}, \mathrm{Rw}_{\mathrm{m}}$ |
| 11 | 2 | ADDCB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 12 | 4 | ADDC | reg, mem |
| 13 | 4 | ADDCB | reg, mem |
| 14 | 4 | ADDC | mem, reg |
| 15 | 4 | ADDCB | mem, reg |
| 16 | 4 | ADDC | reg, \#data ${ }_{16}$ |
| 17 | 4 | ADDCB | reg, \#data ${ }_{16}$ |
| 18 | 2 | ADDC |  |
| 19 | 2 | ADDCB | $\mathrm{Rb}_{\mathrm{n}}$, $\left[R w_{i}+\right]$ or $R b_{\mathrm{n}},\left[R w_{i}\right]$ or $R b_{n}$, \#data ${ }_{3}$ |
| 1A | 4 | BFLDH | bitoff $_{\text {Q }}$, \#mask $_{8}$, \#data ${ }_{8}$ |
| 1B | 2 | MULU | $R w_{n}, \mathrm{Rw}_{\mathrm{m}}$ |
| 1C | 2 | ROL | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| 1D | 2 | JMPR | cc_NET, rel |

Table 21 Instruction set ordered by Hex code

| Hexcode | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 1E | 2 | BCLR | bitaddr $_{\text {Q } .1}$ |
| 1F | 2 | BSET | bitaddr $_{\text {Q. } 1}$ |
| 20 | 2 | SUB | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ |
| 21 | 2 | SUBB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 22 | 4 | SUB | reg, mem |
| 23 | 4 | SUBB | reg, mem |
| 24 | 4 | SUB | mem, reg |
| 25 | 4 | SUBB | mem, reg |
| 26 | 4 | SUB | reg, \#data ${ }_{16}$ |
| 27 | 4 | SUBB | reg, \#data ${ }_{16}$ |
| 28 | 2 | SUB | Rw ${ }_{n}$, [ $\left.R w_{i}+\right]$ or $R w_{n},\left[R w_{i}\right]$ or $R w_{n}$, \#data $_{3}$ |
| 29 | 2 | SUBB | $\mathrm{Rb}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ or $R \mathrm{Rb}_{\mathrm{n}},\left[R w_{i}\right]$ or $R \mathrm{Rb}_{n}$, \#data $_{3}$ |
| 2A | 4 | BCMP | bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$ |
| 2B | 2 | PRIOR | $R w_{n}, R w_{m}$ |
| 2 C | 2 | ROR | $R w_{n}, R w_{m}$ |
| 2D | 2 | JMPR | cc_EQ, rel or cc_Z, rel |
| 2E | 2 | BCLR | bitaddr $_{\text {Q } 2}$ |
| 2F | 2 | BSET | bitaddr $_{\text {Q } 2}$ |
| 30 | 2 | SUBC | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ |
| 31 | 2 | SUBCB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 32 | 4 | SUBC | reg, mem |
| 33 | 4 | SUBCB | reg, mem |
| 34 | 4 | SUBC | mem, reg |
| 35 | 4 | SUBCB | mem, reg |
| 36 | 4 | SUBC | reg, \#data ${ }_{16}$ |
| 37 | 4 | SUBCB | reg, \#data ${ }_{16}$ |
| 38 | 2 | SUBC | Rw ${ }_{n}$, $\left[R w_{i}+\right]$ or $R w_{n},\left[R w_{i}\right]$ or $R w_{n}, \# d a t a ~_{3}$ |
| 39 | 2 | SUBCB | $\mathrm{Rb}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ or $R \mathrm{nb}_{\mathrm{n}},\left[R w_{i}\right]$ or $R \mathrm{~b}_{\mathrm{n}}$, \#data $_{3}$ |
| 3A | 4 | BMOVN | bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$ |
| 3B | - | - | - |
| 3C | 2 | ROR | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| 3D | 2 | JMPR | cc_NE, rel or cc_NZ, rel |
| 3E | 2 | BCLR | bitaddr ${ }_{\text {Q } .3}$ |

Table 21 Instruction set ordered by Hex code (Continued)

| Hexcode | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 3F | 2 | BSET | bitaddr $_{\text {Q. } 3}$ |
| 40 | 2 | CMP | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ |
| 41 | 2 | CMPB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 42 | 4 | CMP | reg, mem |
| 43 | 4 | CMPB | reg, mem |
| 44 | - | - | - |
| 45 | - | - | - |
| 46 | 4 | CMP | reg, \#data ${ }_{16}$ |
| 47 | 4 | CMPB | reg, \#data ${ }_{16}$ |
| 48 | 2 | CMP | $\mathrm{Rw}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ or $R w_{n},\left[R w_{i}\right]$ or $R w_{n}, \#_{\text {data }}^{3}$ |
| 49 | 2 | CMPB | $\mathrm{Rb}_{\mathrm{n}},\left[R w_{i}+\right]$ or $R \mathrm{bb}_{\mathrm{n}},\left[R w_{i}\right]$ or $R \mathrm{~b}_{\mathrm{n}}$, \#data ${ }_{3}$ |
| 4A | 4 | BMOV | bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$ |
| 4B | 2 | DIV | $R w_{n}$ |
| 4 C | 2 | SHL | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ |
| 4D | 2 | JMPR | cc_V, rel |
| 4E | 2 | BCLR | bitaddr $_{\text {Q } 4}$ |
| 4F | 2 | BSET | bitaddr $_{\text {Q }} 4$ |
| 50 | 2 | XOR | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ |
| 51 | 2 | XORB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 52 | 4 | XOR | reg, mem |
| 53 | 4 | XORB | reg, mem |
| 54 | 4 | XOR | mem, reg |
| 55 | 4 | XORB | mem, reg |
| 56 | 4 | XOR | reg, \#data ${ }_{16}$ |
| 57 | 4 | XORB | reg, \#data ${ }_{16}$ |
| 58 | 2 | XOR | $\mathrm{Rw}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ or $R w_{n},\left[\mathrm{Rw}_{\mathrm{i}}\right]$ or $\mathrm{Rw}_{\mathrm{n}}$, \#data $_{3}$ |
| 59 | 2 | XORB | $\mathrm{Rb}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ or $R \mathrm{Rb}_{\mathrm{n}},\left[R w_{i}\right]$ or $R \mathrm{Rb}_{\mathrm{n}}$, \#data ${ }_{3}$ |
| 5A | 4 | BOR | bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$ |
| 5B | 2 | DIVU | $\mathrm{Rw}_{\mathrm{n}}$ |
| 5C | 2 | SHL | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| 5D | 2 | JMPR | cc_NV, rel |
| 5E | 2 | BCLR | bitaddr $_{\text {Q } .5}$ |
| 5F | 2 | BSET | bitaddr $_{\text {Q } .5}$ |

Table 21 Instruction set ordered by Hex code (Continued)

| Hexcode | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 60 | 2 | AND | $\mathrm{Rw}_{\mathrm{n}}$, Rw $\mathrm{m}_{\mathrm{m}}$ |
| 61 | 2 | ANDB | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| 62 | 4 | AND | reg, mem |
| 63 | 4 | ANDB | reg, mem |
| 64 | 4 | AND | mem, reg |
| 65 | 4 | ANDB | mem, reg |
| 66 | 4 | AND | reg, \#data ${ }_{16}$ |
| 67 | 4 | ANDB | reg, \#data ${ }_{16}$ |
| 68 | 2 | AND | Rw $\mathrm{n}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ or $R w_{n},\left[R w_{i}\right]$ or $R w_{n}$, \#data $_{3}$ |
| 69 | 2 | ANDB | $\mathrm{Rb}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ or $R \mathrm{~b}_{\mathrm{n}},\left[R w_{i}\right]$ or $\mathrm{Rb}_{\mathrm{n}}$, \#data ${ }_{3}$ |
| 6A | 4 | BAND | bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$ |
| 6B | 2 | DIVL | Rwn |
| 6C | 2 | SHR | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ |
| 6D | 2 | JMPR | cc_N, rel |
| 6E | 2 | BCLR | bitaddr $_{\text {Q. } 6}$ |
| 6F | 2 | BSET | bitaddr $_{\text {Q } .6}$ |
| 70 | 2 | OR | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ |
| 71 | 2 | ORB | $R b_{n}, \mathrm{Rb}_{\mathrm{m}}$ |
| 72 | 4 | OR | reg, mem |
| 73 | 4 | ORB | reg, mem |
| 74 | 4 | OR | mem, reg |
| 75 | 4 | ORB | mem, reg |
| 76 | 4 | OR | reg, \#data ${ }_{16}$ |
| 77 | 4 | ORB | reg, \#data ${ }_{16}$ |
| 78 | 2 | OR | Rw $\mathrm{n}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ or $\mathrm{Rw} \mathrm{m}_{\mathrm{n}},\left[\mathrm{Rw} \mathrm{w}_{\mathrm{i}}\right]$ or $\mathrm{Rw} \mathrm{w}_{\mathrm{n}}$, \#data $_{3}$ |
| 79 | 2 | ORB | $\mathrm{Rb}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}+\right]$ or $\mathrm{Rb}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{i}}\right]$ or $\mathrm{Rb}_{\mathrm{n}}$, \#data ${ }_{3}$ |
| 7A | 4 | BXOR | bitaddr $_{\text {Z. } \mathrm{z}}$, bitaddr $_{\text {Q.q }}$ |
| 7B | 2 | DIVLU | $R w_{n}$ |
| 7C | 2 | SHR | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| 7D | 2 | JMPR | cc_NN, rel |
| 7E | 2 | BCLR | bitaddr $_{\text {Q }} 7$ |
| 7F | 2 | BSET | bitaddr $_{\text {Q } .7}$ |
| 80 | 2 | CMPI1 | Rwn, \#data ${ }_{4}$ |

Table 21 Instruction set ordered by Hex code (Continued)

| Hexcode | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| 81 | 2 | NEG | $\mathrm{Rw}_{\mathrm{n}}$ |
| 82 | 4 | CMPI1 | $R w_{n}$, mem |
| 83 | 4 | CoXXX ${ }^{1}$ | $R w_{n},\left[R w_{m} \otimes\right]$ |
| 84 | 4 | MOV | [ $\left.R w_{n}\right]$, mem |
| 85 | - | - | - |
| 86 | 4 | CMPI1 | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{16}$ |
| 87 | 4 | IDLE |  |
| 88 | 2 | MOV | [-Rw $\mathrm{m}_{\mathrm{m}}$ ], $\mathrm{Rw} \mathrm{w}_{\mathrm{n}}$ |
| 89 | 2 | MOVB | [-Rw $\mathrm{m}_{\mathrm{m}}$ ], Rb $\mathrm{n}_{\mathrm{n}}$ |
| 8A | 4 | JB | bitaddr $_{\text {Q.q }}$, rel |
| 8B | - | - | - |
| 8C | - | - | - |
| 8D | 2 | JMPR | cc_C, rel or cc_ULT, rel |
| 8E | 2 | BCLR | bitaddr $_{\text {Q } .8}$ |
| 8F | 2 | BSET | bitaddr $_{\text {Q }} 8$ |
| 90 | 2 | CMPI2 | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| 91 | 2 | CPL | $R w_{n}$ |
| 92 | 4 | CMPI2 | $R w_{n}$, mem |
| 93 | 4 | CoXXX ${ }^{1}$ | $[I D X i \otimes],\left[R w_{n} \otimes\right]$ |
| 94 | 4 | MOV | mem, [Rw ${ }_{\text {n }}$ ] |
| 95 | - | - | - |
| 96 | 4 | CMPI2 | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{16}$ |
| 97 | 4 | PWRDN |  |
| 98 | 2 | MOV | $R w_{n},\left[R w_{m}+\right]$ |
| 99 | 2 | MOVB | $R b_{n},\left[R w_{m}+\right]$ |
| 9A | 4 | JNB | bitaddr $_{\text {Q.q }}$, rel |
| 9B | 2 | TRAP | \#trap7 |
| 9 C | 2 | JMPI | $\mathrm{cc},\left[\mathrm{Rw}_{\mathrm{n}}\right]$ |
| 9D | 2 | JMPR | cc_NC, rel or cc_UGE, rel |
| 9E | 2 | BCLR | bitaddr $_{\text {Q } .9}$ |
| 9 F | 2 | BSET | bitaddr $_{\text {Q }} .9$ |
| A0 | 2 | CMPD1 | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| A1 | 2 | NEGB | $R b_{n}$ |

Table 21 Instruction set ordered by Hex code (Continued)

| Hexcode | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| A2 | 4 | CMPD1 | Rwn, mem |
| A3 | 4 | CoXXX ${ }^{1}$ | $R w_{n}, R w_{m}$ |
| A4 | 4 | MOVB | [ $\mathrm{Rw} \mathrm{w}_{\mathrm{n}}$ ], mem |
| A5 | 4 | DISWDT |  |
| A6 | 4 | CMPD1 | Rwn ${ }_{\text {, }}$ \#data $_{16}$ |
| A7 | 4 | SRVWDT |  |
| A8 | 2 | MOV | $R w_{n},\left[R w_{m}\right]$ |
| A9 | 2 | MOVB | $R b_{n},\left[R w_{m}\right]$ |
| AA | 4 | JBC | bitaddr $_{\text {Q.q }}$, rel |
| AB | 2 | CALLI | cc, $\left[R w_{n}\right]$ |
| AC | 2 | ASHR | $\mathrm{Rw}_{\mathrm{n}}$, $\mathrm{Rw}_{\mathrm{m}}$ |
| AD | 2 | JMPR | cc_SGT, rel |
| AE | 2 | BCLR | bitaddr $_{\text {Q. } 10}$ |
| AF | 2 | BSET | bitaddr $_{\text {Q. } 10}$ |
| B0 | 2 | CMPD2 | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| B1 | 2 | CPLB | $\mathrm{Rb}_{\mathrm{n}}$ |
| B2 | 4 | CMPD2 | $R w_{n}$, mem |
| B3 | 4 | CoSTORE ${ }^{1}$ | $\left[R w_{n} \otimes\right.$ ], CoReg |
| B4 | 4 | MOVB | mem, [Rw ${ }_{\text {n }}$ ] |
| B5 | 4 | EINIT |  |
| B6 | 4 | CMPD2 | Rwn ${ }^{\text {, \# }}$ data ${ }_{16}$ |
| B7 | 4 | SRST |  |
| B8 | 2 | MOV | [ $\mathrm{Rw} \mathrm{w}_{\mathrm{m}}$ ], $\mathrm{Rw} \mathrm{w}_{\mathrm{n}}$ |
| B9 | 2 | MOVB | [ $\mathrm{Rw}_{\mathrm{m}}$ ], $\mathrm{Rb}_{\mathrm{n}}$ |
| BA | 4 | JNBS | bitaddr $_{\text {Q.q }}$, rel |
| BB | 2 | CALLR | rel |
| BC | 2 | ASHR | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| BD | 2 | JMPR | cc_SLE, rel |
| BE | 2 | BCLR | bitaddr $_{\text {Q. } 11}$ |
| BF | 2 | BSET | bitaddr $_{\text {Q. } 11}$ |
| C0 | 2 | MOVBZ | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| C1 | - | - | $-$ |
| C2 | 4 | MOVBZ | reg, mem |

Table 21 Instruction set ordered by Hex code (Continued)

| Hexcode | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| C3 | 4 | CoSTORE ${ }^{1}$ | Rwn, CoReg |
| C4 | 4 | MOV | [ $\mathrm{Rw}_{\mathrm{m}}+$ \#data $_{16}$ ], $\mathrm{Rw}_{\mathrm{n}}$ |
| C5 | 4 | MOVBZ | mem, reg |
| C6 | 4 | SCXT | reg, \#data ${ }_{16}$ |
| C7 | - | - | - |
| C8 | 2 | MOV | $\left[R w_{n}\right],\left[R w_{m}\right]$ |
| C9 | 2 | MOVB | $\left[R w_{n}\right],\left[R w_{m}\right]$ |
| CA | 4 | CALLA | cc, caddr |
| CB | 2 | RET |  |
| CC | 2 | NOP |  |
| CD | 2 | JMPR | cc_SLT, rel |
| CE | 2 | BCLR | bitaddr $_{\text {Q. } 12}$ |
| CF | 2 | BSET | bitaddr $_{\text {Q. } 12}$ |
| D0 | 2 | MOVBS | $\mathrm{Rb}_{\mathrm{n}}, \mathrm{Rb}_{\mathrm{m}}$ |
| D1 | 2 | ATOMIC/EXTR | \#data ${ }_{2}$ |
| D2 | 4 | MOVBS | reg, mem |
| D3 | 4 | CoMOV ${ }^{1}$ | [IDXi $\otimes$ ], [ $\mathrm{Rw}_{\mathrm{n}} \otimes$ ] |
| D4 | 4 | MOV | $R w_{n},\left[R w_{m}+\#\right.$ data $\left._{16}\right]$ |
| D5 | 4 | MOVBS | mem, reg |
| D6 | 4 | SCXT | reg, mem |
| D7 | 4 | EXTP(R)/EXTS(R) | \#pag, \#data 2 |
| D8 | 2 | MOV | [ $\left.R w_{n}+\right],\left[R w_{m}\right]$ |
| D9 | 2 | MOVB | $\left[R w_{n}+\right],\left[R w_{m}\right]$ |
| DA | 4 | CALLS | seg, caddr |
| DB | 2 | RETS |  |
| DC | 2 | EXTP(R)/EXTS(R) | $\mathrm{Rw}_{\mathrm{m}}$, \#data ${ }_{2}$ |
| DD | 2 | JMPR | cc_SGE, rel |
| DE | 2 | BCLR | bitaddr $_{\text {Q. } 13}$ |
| DF | 2 | BSET | bitaddr $_{\text {Q. } 13}$ |
| E0 | 2 | MOV | $\mathrm{Rw}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| E1 | 2 | MOVB | $\mathrm{Rb}_{\mathrm{n}}$, \#data ${ }_{4}$ |
| E2 | 4 | PCALL | reg, caddr |
| E3 | - | - | - |
| E4 | 4 | MOVB | [ $\mathrm{Rw}_{\mathrm{m}}+\# \mathrm{data}_{16}$ ], $\mathrm{Rb}_{\mathrm{n}}$ |

Table 21 Instruction set ordered by Hex code (Continued)

| Hexcode | Number of Bytes | Mnemonic | Operand |
| :---: | :---: | :---: | :---: |
| E5 | - | - | - |
| E6 | 4 | MOV | reg, \#data ${ }_{16}$ |
| E7 | 4 | MOVB | reg, \#data ${ }_{16}$ |
| E8 | 2 | MOV | [ $\left.R w_{n}\right],\left[R w_{m}+\right]$ |
| E9 | 2 | MOVB | [ $\left.R w_{n}\right]$, $\left[R w_{m}+\right]$ |
| EA | 4 | JMPA | cc, caddr |
| EB | 2 | RETP | reg |
| EC | 2 | PUSH | reg |
| ED | 2 | JMPR | cc_UGT, rel |
| EE | 2 | BCLR | bitaddr $_{\text {Q. } 14}$ |
| EF | 2 | BSET | bitaddr $_{\text {Q. } 14}$ |
| F0 | 2 | MOV | $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw}_{\mathrm{m}}$ |
| F1 | 2 | MOVB | $R b_{n}, R b_{m}$ |
| F2 | 4 | MOV | reg, mem |
| F3 | 4 | MOVB | reg, mem |
| F4 | 4 | MOVB | $\mathrm{Rb}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{m}}+\# \mathrm{data}_{16}\right]$ |
| F5 | - | - | - |
| F6 | 4 | MOV | mem, reg |
| F7 | 4 | MOVB | mem, reg |
| F8 | - | - | - |
| F9 | - | - | - |
| FA | 4 | JMPS | seg, caddr |
| FB | 2 | RETI |  |
| FC | 2 | POP | reg |
| FD | 2 | JMPR | cc_ULE, rel |
| FE | 2 | BCLR | bitaddr $_{\text {Q. } 15}$ |
| FF | 2 | BSET | bitaddr $_{\text {Q. } 15}$ |

Table 21 Instruction set ordered by Hex code (Continued)

1. This instruction only applies to products including the MAC.

### 1.6 Instruction conventions

This section details the conventions used in the individual instruction descriptions. Each individual instruction description is described in a standard format in separate sections under the following headings:

### 1.6.1 Instruction name

Specifies the mnemonic opcode of the instruction.

### 1.6.2 Syntax

Specifies the mnemonic opcode and the required formal operands of the instruction. Instructions can have either none, one, two or three operands which are separated from each other by commas:

MNEMONIC \{op1 \{,op2 \{,op3\}\}\}
The operand syntax depends on the addressing mode. All of the available addressing modes are summarized at the end of each single instruction description.

### 1.6.3 Operation

The following symbols are used to represent data movement, arithmetic or logical operators.

| Diadic operations |  |  |  | operator (opY) |
| :---: | :---: | :---: | :---: | :---: |
|  | (opx) <-- (opy) | (opY) | is | MOVED into (opX) |
|  | (opx) + (opy) | (opX) | is | ADDED to (opY) |
|  | (opx) - (opy) | (opY) | is | SUBTRACTED from (opX) |
|  | (opx) * (opy) | (opX) | is | MULTIPLIED by (opY) |
|  | (opx) / (opy) | (opX) | is | DIVIDED by (opY) |
|  | (opx) ^ (opy) | (opX) | is | logically ANDed with (opY) |
|  | (opx) v (opy) | (opX) | is | logically ORed with (opY) |
|  | $(\mathrm{opx}) \oplus(\mathrm{opy})$ | (opX) | is | logically EXCLUSIVELY ORed with (opY) |
|  | (opx) <--> (opy) | (opX) | is | COMPARED against (opY) |
|  | (opx) mod (opy) | (opX) | is | divided MODULO (opY) |
| Monadic operations |  | operator (opX) |  |  |
|  | (opx) $\downarrow$ | (opX) | is | logically COMPLEMENTED |

Table 22 Instruction operation symbols

Missing or existing parentheses signifies that the operand specifies an immediate constant value, an address, or a pointer to an address as follows:
opX Specifies the immediate constant value of opX.
(opX) Specifies the contents of opX.
(opX $X_{n}$ ) Specifies the contents of bit $n$ of opX.
$((o p X)) \quad$ Specifies the contents of the contents of opX (i.e. opX is used as pointer to the actual operand).
| The following abbreviations are used to describe operands:

| Abbreviation | Description |
| :--- | :--- |
| CP | Context Pointer register. |
| CSP | Code Segment Pointer register. |
| IP | Instruction Pointer. |
| MD | Multiply/Divide register (32 bits wide, consists of MDH and MDL). |
| MDL, MDH | Multiply/Divide Low and High registers (each 16 bit wide). |
| PSW | Program Status Word register. |
| SP | System Stack Pointer register. |
| SYSCON | System Configuration register. |
| C | Carry flag in the PSW register. |
| V | Overflow flag in the PSW register. |
| SGTDIS | Segmentation Disable bit in the SYSCON register. |
| count | Temporary variable for an intermediate storage of the number of shift or rotate <br> cycles which remain to complete the shift or rotate operation. <br> tmp Temporary variable for an intermediate result. |
| $0,1,2, \ldots$ | Constant values due to the data format of the specified operation. |

Table 23 Operand abbreviations

### 1.6.4 Data types

Specifies the particular data type according to the instruction. Basically, the following data types are used:

- BIT, BYTE, WORD, DOUBLEWORD

Except for those instructions which extend byte data to word data, all instructions have only one particular data type. Note that the data types mentioned here do not take into account accesses to indirect address pointers or to the system stack which are always performed with word data. Moreover, no data type is specified for System Control Instructions and for those of the branch instructions which do not access any explicitly addressed data.

### 1.6.5 Description

Describes the operation of the instruction.

### 1.6.6 Condition code

The following table summarizes the 16 possible condition codes that can be used within Call and Branch instructions and shows the mnemonic abbreviations, the test executed for a specific condition and the 4 -bit condition code number.

| Condition Code <br> Mnemonic cc | Test | Description | Condition Code <br> Number c |
| :--- | :--- | :--- | :--- |
| cc_UC | $1=1$ | Unconditional | Oh |
| cc_Z | $\mathrm{Z}=1$ | Zero | 2 h |
| cc_NZ | $\mathrm{Z}=0$ | Not zero | 3 h |
| cc_V | $\mathrm{V}=1$ | Overflow | 4 h |
| cc_NV | $\mathrm{V}=0$ | No overflow | 5 h |
| cc_N | $\mathrm{N}=1$ | Negative | 6 h |
| cc_NN | $\mathrm{N}=0$ | Not negative | 7 h |
| cc_C | $\mathrm{C}=1$ | Carry | 8 h |
| cc_NC | $\mathrm{C}=0$ | No carry | 9 h |
| cc_EQ | $\mathrm{Z}=1$ | Equal | 2 h |
| cc_NE | $\mathrm{Z}=0$ | Not equal | 3 h |

Table 24 Condition codes

| Condition Code <br> Mnemonic cc | Test | Description | Condition Code <br> Number c |
| :--- | :--- | :--- | :--- |
| cc_ULT | $\mathrm{C}=1$ | Unsigned less than | 8 h |
| cc_ULE | $(\mathrm{Z} \vee \mathrm{C})=1$ | Unsigned less than or equal | Fh |
| cc_UGE | $\mathrm{C}=0$ | Unsigned greater than or equal | 9h |
| cc_UGT | $(\mathrm{Z} \vee \mathrm{C})=0$ | Unsigned greater than | Eh |
| cc_SLT | $(\mathrm{N} \oplus \mathrm{V})=1$ | Signed less than | Ch |
| cc_SLE | $(\mathrm{Z} \vee(\mathrm{N} \oplus \mathrm{V}))=1$ | Signed less than or equal | Bh |
| cc_SGE | $(\mathrm{N} \oplus \mathrm{V})=0$ | Signed greater than or equal | Dh |
| cc_SGT | $(\mathrm{Z} \vee(\mathrm{N} \oplus \mathrm{V}))=0$ | Signed greater than | Ah |
| cc_NET | $(\mathrm{Z} \vee \mathrm{E})=0$ | Not equal AND not end of table | 1h |

Table 24 Condition codes

### 1.6.7 Flags

This section shows the state of the N, C, V, Z and E flags in the PSW register. The resulting state of the flags is represented by the following symbols

| Symbol | Description |
| :---: | :---: |
| * | The flag is set according to the following standard rules |
|  | $\mathrm{N}=1$ : Most significant bit of the result is set |
|  | $\mathrm{N}=0$ : Most significant bit of the result is not set |
|  | $\mathrm{C}=1$ : Carry occurred during operation |
|  | C = 0: No Carry occurred during operation |
|  | $\mathrm{V}=1$ : Arithmetic Overflow occurred during operation |
|  | $\mathrm{V}=0$ : No Arithmetic Overflow occurred during operation |
|  | $\mathrm{Z}=1: \quad$ Result equals zero |
|  | $\mathrm{Z}=0$ : Result does not equal zero |
|  | $E=1$ : $\quad$ Source operand represents the lowest negative number, either 8000 h for word data or 80 h for byte data. |
|  | $E=0$ : Source operand does not represent the lowest negative number for the specified data type |
| "S" | The flag is set according to non-standard rules. Individual instruction pages or the ALU status flags description. |
| "-" | The flag is not affected by the operation |
| "0" | The flag is cleared by the operation. |
| "NOR" | The flag contains the logical NORing of the two specified bit operands. |
| "AND" | The flag contains the logical ANDing of the two specified bit operands. |
| "'OR" | The flag contains the logical ORing of the two specified bit operands. |
| "XOR" | The flag contains the logical XORing of the two specified bit operands. |
| "B" | The flag contains the original value of the specified bit operand. |
| " $\overline{\mathrm{B}}$ " | The flag contains the complemented value of the specified bit operand |

Table 25 List of flags

If the PSW register is specified as the destination operand of an instruction, the flags can not be interpreted as described. This is because the PSW register is modified according to the data format of the instruction:

- For word operations, the PSW register is overwritten with the word result.
- For byte operations, the non-addressed byte is cleared and the addressed byte is overwritten.
- For bit or bit-field operations on the PSW register, only the specified bits are modified.

If the flags are not selected as destination bits, they stay unchanged i.e. they maintain the state existing after the previous instruction.
In all cases, if the PSW is the destination operand of an instruction, the PSW flags do NOT represent the flags of this instruction, in the normal way.

### 1.6.8 Addressing modes

Specifies available combinations of addressing modes. The selected addressing mode combination is generally specified by the opcode of the corresponding instruction. However, there are some arithmetic and logical instructions where the addressing mode combination is not specified by the (identical) opcodes but by particular bits within the operand field.

In the individual instruction description, the addressing mode is described in terms of mnemonic, format and number of bytes.

- Mnemonic gives an example of which operands the instruction will accept.
- Format specifies the format of the instruction as used in the assembler listing. Figure 3 shows the reference between the instruction format representation of the assembler and the corresponding internal organization of the instruction format ( $\mathrm{N}=$ nibble $=4$ bits). The following symbols are used to describe the instruction formats:

| 00 ${ }_{\text {h }}$ through $\mathrm{FF}_{\mathrm{h}}$ | Instruction Opcodes |
| :---: | :---: |
| 0,1 | Constant Values |
| :.... | Each of the 4 characters immediately following a colon represents a single bit |
| :..ii | 2-bit short GPR address ( $\mathrm{Rw}_{\mathrm{i}}$ ) |
| ss | 8 -bit code segment number (seg). |
| :..\#\# | 2-bit immediate constant (\#data ${ }_{2}$ ) |
| :.\#\#\# | 3-bit immediate constant (\#data ${ }_{3}$ ) |
| c | 4-bit condition code specification (cc) |
| n | 4-bit short GPR address ( $\mathrm{Rw}_{\mathrm{n}}$ or $\mathrm{Rb} \mathrm{b}_{\mathrm{n}}$ ) |
| m | 4-bit short GPR address ( $\mathrm{Rw}_{\mathrm{m}}$ or $\mathrm{Rb} \mathrm{m}_{\mathrm{m}}$ ) |
| q | 4-bit position of the source bit within the word specified by QQ |
| z | 4-bit position of the destination bit within the word specified by ZZ |
| \# | 4-bit immediate constant (\#data ${ }_{4}$ ) |
| QQ | 8-bit word address of the source bit (bitoff) |
| rr | 8-bit relative target address word offset (rel) |
| RR | 8-bit word address reg |
| ZZ | 8-bit word address of the destination bit (bitoff) |
| \#\# | 8-bit immediate constant (\#data ${ }_{8}$ ) |
| @@ | 8-bit immediate constant (\#mask ${ }^{\text {) }}$ |
| pp 0:00pp | 10-bit page address (\#pag10) |
| MM MM | 16-bit address (mem or caddr; low byte, high byte) |
| \#\# \#\# | 16-bit immediate constant (\#data ${ }_{16}$; low byte, high byte) |

Table 26 Instruction format symbols

Number of bytes Specifies the size of an instruction in bytes. All ST10 instructions are either 2 or 4 bytes. Instructions are classified as either single word or double word instructions.

| Representation in the Assembler Listing: <br> Internal Organization: |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MSB Bits in ascending order LSB |  |  |  |  |  |  |  |
|  | N8 | N7 | N6 | N5 | N4 | N3 | N2 | N1 |

Figure 3 Instruction format representation

### 1.7 ATOMIC and EXTended instructions

ATOMIC, EXTR, EXTP, EXTS, EXTPR, EXTSR instructions disable standard and PEC interrupts and class A traps during a sequence of the following $1 . . .4$ instructions. The length of the sequence is determined by an operand (op1 or op2, depending on the instruction). The EXTended instructions also change the addressing mechanism during this sequence (see detailed instruction description).
The ATOMIC and EXTended instructions become active immediately, so no additional NOPs are required. All instructions requiring multiple cycles or hold states to be executed are regarded as one instruction in this sense. Any instruction type can be used with the ATOMIC and EXTended instructions.

CAUTION: When a Class B trap interrupts an ATOMIC or EXTended sequence, this sequence is terminated, the interrupt lock is removed and the standard condition is restored, before the trap routine is executed! The remaining instructions of the terminated sequence that are executed after returning from the trap routine, will run under standard conditions!

CAUTION: When using the ATOMIC and EXTended instructions with other system control or branch instructions.

CAUTION: When using nested ATOMIC and EXTended instructions. There is ONE counter to control the length of this sort of sequence, i.e. issuing an ATOMIC or EXTended instruction within a sequence will reload the counter with value of the new instruction.

### 1.8 Instruction descriptions

This section contains a detailed description of each instruction, listed in alphabetical order.

## ADD

Syntax
Operation
Data Types
Description

## Integer Addition

ADD op1, op2
(op1) <-- (op1) + (op2)
WORD
Performs a 2's complement binary addition of the source operand specified by op2 and the destination operand specified by op1. The sum is then stored in op1.


E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.
$V$ Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C $\quad$ Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | By |  |
| :--- | :--- | :--- | :--- |
| ADD | $R w_{n}, R w_{m}$ | 00 nm | 2 |
| ADD | $R w_{n},\left[R w_{i}\right]$ | $08 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| ADD | $R w_{\mathrm{n}},\left[R w_{\mathrm{i}}+\right]$ | $08 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| ADD | $R w_{\mathrm{n}}, \# d a t a_{3}$ | $08 \mathrm{n}: 0 \# \# \#$ | 2 |
| ADD | reg, \#data 16 | $06 \mathrm{RR} \# \# \# \#$ | 4 |
| ADD | reg, mem | 02 RR MM MM | 4 |
| ADD | mem, reg | 04 RR MM MM | 4 |

## ADDB

Syntax
Operation
Data Types
Description

## Integer Addition

ADDB op1, op2
(op1) <-- (op1) + (op2)
BYTE
Performs a 2's complement binary addition of the source operand specified by op2 and the destination operand specified by op1. The sum is then stored in op1.


E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C $\quad$ Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| ADDB | $R b_{n}, R b_{m}$ | 01 nm | 2 |
| ADDB | $R b_{n},\left[R w_{i}\right]$ | $09 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| ADDB | $R b_{n},\left[R w_{i}+\right]$ | $09 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| ADDB | $R b_{n}, \#$ data $_{3}$ | $09 \mathrm{n}: 0 \# \# \#$ | 2 |
| ADDB | reg, \#data ${ }_{16}$ | $07 \mathrm{RR} \# \# \# \#$ | 4 |
| ADDB | reg, mem | 03 RR MM MM | 4 |
| ADDB | mem, reg | $05 R R \mathrm{MM} \mathrm{MM}$ | 4 |

## ADDC

Syntax
Operation
Data Types
Description

## Integer Addition with Carry

ADDC op1, op2
(op1) <-- (op1) + (op2) + (C)
WORD
Performs a 2's complement binary addition of the source operand specified by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

## Flags

Addressing Modes

| $\mathbf{E}$ | $\mathbf{Z}$ | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | S | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero and previous Z flag was set. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| ADDC | $R w_{n}, R w_{m}$ | 10 nm | 2 |
| ADDC | $R w_{n},\left[R w_{i}\right]$ | $18 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| ADDC | $R w_{n},\left[R w_{i}+\right]$ | $18 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| ADDC | $R w_{n}, \# d a a_{3}$ | $18 \mathrm{n}: 0 \# \# \#$ | 2 |
| ADDC | reg, \#data | 16 | $16 \mathrm{RR} \# \# \# \#$ |
| ADDC | reg, mem | 12 RR MM MM | 4 |
| ADDC | mem, reg | 14 RR MM MM | 4 |

## ADDCB

## Syntax

Operation
Data Types
Description

## Flags

## Addressing Modes

## Integer Addition with Carry

ADDCB op1, op2
(op1) <-- (op1) + (op2) + (C)
BYTE
Performs a 2's complement binary addition of the source operand specified by op2, the destination operand specified by op1 and the previously generated carry bit. The sum is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

| $\mathbf{E}$ | $\mathbf{Z}$ | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | S | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z
Set if result equals zero and previous Z flag was set. Cleared otherwise.
$V$ Set if an arithmetic overflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a carry is generated from the most significant bit of the specified data type. Cleared otherwise.

N Set if the most significant bit of the result is set. Cleared otherwise.
Mnemonic
ADDCB $R b_{n}, R b_{m}$
ADDCB $R b_{n},\left[R w_{i}\right]$
ADDCB $R b_{n},\left[R w_{i}+\right]$
ADDCB $\mathrm{Rb}_{\mathrm{n}}$, \#data $_{3}$
ADDCB reg, \#data 16
ADDCB reg, mem
ADDCB mem, reg

Format
11 nm
Bytes
19 n:10ii
19 n:11ii
19 n:0\#\#\#
17 RR \#\# \#\#
13 RR MM MM
15 RR MM MM

2 2 22244

4

## AND

Syntax
Operation
Data Types
Description

## Logical AND

AND op1, op2
(op1) <-- (op1) ^ (op2)
WORD
Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

## Flags

| E | z | v | c | N |
| :---: | :---: | :---: | :---: | :---: |
| * | * | 0 | 0 |  |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes

| Format | Bytes |
| :--- | :---: |
| 60 nm | 2 |
| $68 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| $68 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| $68 \mathrm{n}: 0 \# \# \#$ | 2 |
| 66 RR \#\# \#\# | 4 |
| 62 RR MM MM | 4 |
| 64 RR MM MM | 4 |

## ANDB

Syntax
Operation
Data Types
Description

## Logical AND

ANDB op1, op2
(op1) <-- (op1) ^ (op2)
BYTE
Performs a bitwise logical AND of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | 0 | $*$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| ANDB | $R b_{n}, R b_{m}$ | 61 nm | 2 |
| ANDB | $R b_{n},\left[R w_{i}\right]$ | $69 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| ANDB | $R b_{n},\left[R w_{i}+\right]$ | $69 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| ANDB | $R b_{n}, \#$ data $_{3}$ | $69 \mathrm{n}: 0 \# \# \#$ | 2 |
| ANDB | reg, \#data 16 | $67 \mathrm{RR} \# \# \# \#$ | 4 |
| ANDB | reg, mem | 63 RR MM MM | 4 |
| ANDB | mem, reg | $65 R R$ MM MM | 4 |

## ASHR

## Syntax

Operation

## Data Types

Description

## Arithmetic Shift Right

$$
\begin{aligned}
& \text { ASHR op1,op2 } \\
& \text { (count) <-- (op2) } \\
& \text { (V) <-- } 0 \\
& \text { (C) <-- } 0 \\
& \text { DO WHILE (count) } \neq 0 \\
& (\mathrm{~V})<--(\mathrm{C}) \vee(\mathrm{V}) \\
& \text { (C) <-- (op1 }{ }_{0} \text { ) } \\
& \left(o p 1_{n}\right)<--\left(o p 1_{n+1}\right)[n=0 \ldots 14] \\
& \text { (count) <-- (count) - } 1
\end{aligned}
$$

END WHILE
WORD
Arithmetically shifts the destination word operand op1 right by as many times as specified in the source operand op2. To preserve the sign of the original operand op1, the most significant bits of the result are filled with zeros if the original most significant bit was a 0 or with ones if the original most significant bit was a 1. The Overflow flag is used as a Rounding flag. The least significant bit is shifted into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

## Flags

## Addressing Modes

| E | Z | V | C |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | N |  |  |  |
| 0 | ${ }^{*}$ | S | S | ${ }^{*}$ |

## E Always cleared.

Z Set if result equals zero. Cleared otherwise.
V Set if in any cycle of the shift operation a 1 is shifted out of the carry flag. Cleared for a shift count of zero.

C The carry flag is set according to the last least significant bit shifted out of op1. Cleared for a shift count of zero.

N
Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :--- |
| ASHR | $R w_{n}, R w_{m}$ | AC nm | 2 |
| ASHR | $R w_{n}, \# d a t a_{4}$ | BC \#n | 2 |

## ATOMIC

## Syntax

Operation

## Description

## Note

Flags

Addressing Modes

## Begin ATOMIC Sequence

ATOMIC op1
(count) <-- (op1) [ $1 \leq \mathrm{op} 1 \leq 4]$
Disable interrupts and Class A traps
DO WHILE ((count) $\neq 0$ AND Class_B_trap_condition $=$ TRUE)
Next Instruction
(count) <-- (count) - 1
END WHILE
(count) $=0$
Enable interrupts and traps
Causes standard and PEC interrupts and class A hardware traps to be disabled for a specified number of instructions. The ATOMIC instruction becomes immediately active so that no additional NOPs are required.
Depending on the value of op1, the period of validity of the ATOMIC sequence extends over the sequence of the next 1 to 4 instructions being executed after the ATOMIC instruction. All instructions requiring multiple cycles or hold states to be executed are regarded as one instruction in this sense. Any instruction type can be used with the ATOMIC instruction.

The ATOMIC instruction must be used carefully (see ATOMIC and EXTended instructions on page 53 ).


| E | Not affected. |
| :--- | :--- |
| Z | Not affected. |
| V | Not affected. |
| C | Not affected. |
| N | Not affected. |


| Mnemonic | Format | Bytes |
| :--- | :--- | :---: |
| ATOMIC \#data | D1 00\#\#:0 | 2 |

D1 00\#\#:0 2

## BAND

Syntax
Operation
Data Types
Description

Flags

Addressing Modes

## Bit Logical AND

BAND op1, op2
(op1) <-- (op1) ^ (op2)
BIT
Performs a single bit logical AND of the source bit specified by op2 and the destination bit specified by op1. The result is then stored in op1.

| E | z | $\checkmark$ | c | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NO | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
$\mathrm{N} \quad$ Contains the logical XOR of the two specified bits.
Mnemonic
BAND bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$
Format
Bytes
6A QQ ZZ qz 4

## BCLR

Syntax
Operation
Data Types

## Description

Flags

Addressing Modes

## Bit Clear

BCLR op1
(op1) <-- 0
BIT
Clears the bit specified by op1. This instruction is primarily used for peripheral and system control.

| $\mathbf{E}$ | $\mathbf{Z}$ | V | C | N |
| :--- | :--- | :--- | :--- | :--- |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |

## E Always cleared.

Z Contains the logical negation of the previous state of the specified bit.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Contains the previous state of the specified bit.
Mnemonic
Format
Bytes
BCLR bitaddr $_{\text {Q.q }}$
qE QQ
2

## BCMP

Syntax
Operation
Data Types

## Description

## Bit to Bit Compare

BCMP op1, op2
(op1) <--> (op2)
BIT
Performs a single bit comparison of the source bit specified by operand op1 to the source bit specified by operand op2. No result is written by this instruction. Only the flags are updated.

## Flags



| $\mathbf{E}$ | $\mathbf{Z}$ | v | $\mathbf{c}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
$\mathrm{N} \quad$ Contains the logical XOR of the two specified bits.
Mnemonic
Format
Bytes
BCMP $\quad$ bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }} \quad$ 2A QQ ZZ qz
4

## BFLDH

Syntax
Operation

Data Types

## Description

## Note

Flags

Addressing Modes

## Bit Field High Byte

BFLDH op1, op2, op3
(tmp) <-- (op1)
(high byte (tmp)) <-- ((high byte (tmp) ^ $\neg \mathrm{op} 2)$ v op3)
(op1) <-- (tmp)
WORD
Replaces those bits in the high byte of the destination word operand op1 which are selected by an '1' in the AND mask op2 with the bits at the corresponding positions in the OR mask specified by op3.
Bits which are masked off by a '0' in the AND mask op2 may be unintentionally altered if the corresponding bit in the OR mask op3 contains a '1'.

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | * | 0 | 0 | * |

E Always cleared.
Z Set if the word result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the word result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |
| :--- | :--- | :--- |
| BFLDH bitoff $_{\mathrm{Q}}$, \#mask $_{8}$, \#data $_{8}$ | 1A QQ \#\# @@ 4 |  |

## BFLDL

## Syntax

Operation

## Data Types

## Description

## Note

Flags

## Addressing Modes

## Bit Field Low Byte

BFLDL op1, op2, op3
(tmp) <-- (op1)
(low byte (tmp)) <-- ((low byte (tmp) ^ ᄀop2) v op3)
(op1) <-- (tmp)
WORD
Replaces those bits in the low byte of the destination word operand op1 which are selected by an '1' in the AND mask op2 with the bits at the corresponding positions in the OR mask specified by op3.

Bits which are masked off by a '0' in the AND mask op2 may be unintentionally altered if the corresponding bit in the OR mask op3 contains a '1'.

| $\mathbf{E}$ | $\mathbf{Z}$ |  | $\mathbf{V}$ | C |
| :---: | :---: | :---: | :---: | :---: |
| 0 | N |  |  |  |
| 0 | ${ }^{*}$ | 0 | 0 | ${ }^{*}$ |

E Always cleared.
Z Set if the word result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the word result is set. Cleared otherwise.

| Mnemonic | Format |
| :--- | :--- |
| BFLDL $^{\text {bitoff }} \mathrm{Q}$, \#mask $_{8}$, \#data $_{8}$ | OA QQ @ @ $\quad 4$ |

0A QQ @@\#\# 4

BMOV

## Syntax

Operation

## Data Types

Description

## Flags

## Addressing Modes

## Bit to Bit Move

BMOV op1, op2
(op1) <-- (op2)
BIT
Moves a single bit from the source operand specified by op2 into the destination operand specified by op1. The source bit is examined and the flags are updated accordingly.

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | $\bar{B}$ | 0 | 0 | B |

E Always cleared.
Z Contains the logical negation of the previous state of the source bit.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Contains the previous state of the source bit.

## Mnemonic

BMOV bitaddr ${ }_{\text {Z.Z }}$, bitaddr $_{\text {Q.q }}$
Format
Bytes
4A QQ ZZ qz
4

BMOVN
Syntax
Operation
Data Types
Description

## Bit to Bit Move \& Negate

BMOVN op1, op2
(op1) <-- $\neg(o p 2)$
BIT
Moves the complement of a single bit from the source operand specified by op2 into the destination operand specified by op1. The source bit is examined and the flags are updated accordingly.

## Flags

Addressing Modes

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |

E Always cleared.
Z Contains the logical negation of the previous state of the source bit.

V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Contains the previous state of the source bit.

| Mnemonic | Format | Bytes |
| :--- | :--- | :---: |
| BMOVN bitaddr |  |  |
| $Z . z$ |  |  |, bitaddr $_{\text {Q.q }} \quad 3 A$ QQ ZZ qz $\quad 4$

Format
3A QQ ZZ qz

BOR

## Syntax

Operation

## Data Types

Description

## Flags

## Addressing Modes

## Bit Logical OR

BOR op1, op2
(op1) <-- (op1) v (op2)
BIT
Performs a single bit logical OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The ORed result is then stored in op1.

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

E Always cleared.
Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.
Mnemonic
BOR bitaddr $_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$

Format
Bytes
5A QQ ZZ qz 4

## BSET

Syntax
Operation
Data Types
Description

## Flags

Addressing Modes

## Bit Set

BSET op1
(op1) <-- 1
BIT
Sets the bit specified by op1. This instruction is primarily used for peripheral and system control.

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |


| E | Always cleared. |
| :--- | :--- | :--- |
| Z | Contains the logical negation of the previous state <br> of the specified bit. |
| V | Always cleared. |
| C | Always cleared. |

## BXOR

Syntax
Operation

## Data Types

Description

## Bit Logical XOR

BXOR op1, op2
(op1) <-- (op1) $\oplus(o p 2)$
BIT
Performs a single bit logical EXCLUSIVE OR of the source bit specified by operand op2 with the destination bit specified by operand op1. The XORed result is then stored in op1.

## Flags

## Addressing Modes

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | NOR | OR | AND | XOR |

## E Always cleared.

Z Contains the logical NOR of the two specified bits.
V Contains the logical OR of the two specified bits.
C Contains the logical AND of the two specified bits.
N Contains the logical XOR of the two specified bits.
Mnemonic
Format
Bytes

BXOR bitaddr ${ }_{\text {Z.z }}$, bitaddr $_{\text {Q.q }}$
7A QQ ZZ qz 4

## CALLA

## Syntax

Operation

## Description

## Condition Codes

Flags

Addressing Modes

## Call Subroutine Absolute

CALLA op1, op2
IF (op1) THEN
(SP) <-- (SP) - 2 ((SP)) <-- (IP)
(IP) <-- op2
ELSE
next instruction
END IF
If the condition specified by op1 is met, a branch to the absolute memory location specified by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.

See condition code Table 24 on page 48.


| E | Not affected. |
| :--- | :--- |
| Z | Not affected. |
| V | Not affected. |
| C | Not affected. |
| N | Not affected. |

Mnemonic
CALLA cc, caddr

Format Bytes
CA c0 MM MM 4

CALLI

## Syntax

Operation

## Description

## Condition Codes

Flags

## Addressing Modes

## Call Subroutine Indirect

CALLI op1, op2
IF (op1) THEN
(SP) <-- (SP) - 2 ((SP)) <-- (IP)
(IP) <-- (op2)

## ELSE

next instruction
END IF
If the condition specified by op1 is met, a branch to the location specified indirectly by the second operand op2 is taken. The value of the instruction pointer, IP, is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. If the condition is not met, no action is taken and the next instruction is executed normally.

See condition code Table 24 on page 48.


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.

## Mnemonic

CALLI $\mathrm{cc},\left[R w_{n}\right]$

Format
Bytes
$A B$ cn

## CALLR

Syntax<br>Operation<br>Description

## Condition Codes

## Flags

## Addressing Modes

## Call Subroutine Relative

CALLR op1
(SP) <-- (SP) - 2
((SP)) <-- (IP)
(IP) <-- (IP) + sign_extend (op1)
A branch is taken to the location specified by the instruction pointer, IP, plus the relative displacement, op1. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine. The value of the IP used in the target address calculation is the address of the instruction following the CALLR instruction.

See condition code Table 24 on page 48.


| E | Not affected. |
| :--- | :--- |
| Z | Not affected. |
| V | Not affected. |
| C | Not affected. |
| N | Not affected. |


| Mnemonic | Format | Bytes |
| :--- | :--- | :---: |
| CALLR rel | BB rr | 2 |

BB rr

## CALLS

Syntax
Operation
Description

## Condition Codes

## Flags

## Addressing Modes

## Call Inter-Segment Subroutine

## CALLS op1, op2

(SP) <-- (SP) - 2
((SP)) <-- (CSP)
(SP) <-- (SP) - 2
((SP)) <-- (IP)
(CSP) <-- op1
(IP) <-- op2
A branch is taken to the absolute location specified by op2 within the segment specified by op1. The value of the instruction pointer (IP) is placed onto the system stack. Because the IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address to the calling routine. The previous value of the CSP is also placed on the system stack to insure correct return to the calling segment.

See condition code Table 24 on page 48.

$\begin{array}{ll}\text { E } & \text { Not affected. } \\ \text { Z } & \text { Not affected. } \\ \text { V } & \text { Not affected. } \\ \text { C } & \text { Not affected. } \\ \text { N } & \text { Not affected. }\end{array}$
Mnemonic
Format
Bytes
CALLS seg, caddr

DA ss MM MM 4

CMP
Syntax
Operation

## Data Types

Description

## Integer Compare

CMP op1,op2
(op1) <--> (op2)
WORD
The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. The flags are set according to the rules of subtraction. The operands remain unchanged.

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| CMP | $R w_{n}, R w_{m}$ | 40 nm | 2 |
| CMP | $R w_{n},\left[R w_{i}\right]$ | $48 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| CMP | $R w_{n},\left[R w_{i}+\right]$ | $48 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| CMP | $R w_{n}, \# d a a_{3}$ | $48 \mathrm{n}: 0 \# \# \#$ | 2 |
| CMP | reg, \#data ${ }_{16}$ | $46 \mathrm{RR} \# \# \# \#$ | 4 |
| CMP | reg, mem | 42 RR MM MM | 4 |

CMPB

## Syntax

Operation

## Data Types

Description

## Integer Compare

CMPB op1, op2
(op1) <--> (op2)

## BYTE

The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. The flags are set according to the rules of subtraction. The operands remain unchanged

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{*}$ |

E $\quad$ Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| CMPB | $R b_{n}, R b_{m}$ | 41 nm | 2 |
| CMPB | $R b_{n},\left[R w_{i}\right]$ | $49 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| CMPB | $R b_{n},\left[R w_{i}+\right]$ | $49 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| CMPB | $R b_{n}$, \#data $_{3}$ | $49 \mathrm{n}: 0 \# \# \#$ | 2 |
| CMPB | reg, \#data ${ }_{16}$ | $47 \mathrm{RR} \# \# \# \#$ | 4 |
| CMPB | reg, mem | 43 RR MM MM | 4 |

CMPD1

## Syntax

Operation

## Data Types

## Description

## Integer Compare \& Decrement by 1

CMPD1 op1, op2
(op1) <--> (op2)
(op1) <-- (op1) - 1
WORD
This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.
Flags

## Addressing Modes

| E | z | v | C | N |
| :---: | :---: | :---: | :---: | :---: |
| * | * | * | S |  |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| CMPD1 | $R w_{n}$, \#data $_{4}$ | A0 \#n | 2 |
| CMPD1 | $R w_{n}$, \#data $_{16}$ | A6 Fn \#\# \#\# | 4 |
| CMPD1 | $R w_{n}$, mem | A2 Fn MM MM | 4 |

CMPD2

## Syntax

Operation

## Data Types

## Description

## Integer Compare \& Decrement by 2

CMPD2 op1, op2
(op1) <--> (op2)
(op1) <-- (op1) - 2
WORD
This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is decremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

| E | Z |  | V | C |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | N |  |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if result equals zero. Cleared otherwise.
$V$ Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| CMPD2 | $\mathrm{Rw}_{\mathrm{n}}$, \#data $_{4}$ | B0 \#n | 2 |
| CMPD2 | $R w_{\mathrm{n}}$, \#data $_{16}$ | B6 Fn \#\# \#\# | 4 |
| CMPD2 | $R w_{\mathrm{n}}$, mem | B2 Fn MM MM | 4 |

CMPI1
Syntax
Operation

## Data Types

Description

## Integer Compare \& Increment by 1

CMPI1 op1, op2
(op1) <--> (op2)
(op1) <-- (op1) + 1
WORD
This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by one. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.
Flags

## Addressing Modes

| E | z | v | c | N |
| :---: | :---: | :---: | :---: | :---: |
| * | * | * | S | * |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| CMPI1 | $R w_{n}$, \#data $_{4}$ | 80 \#n | 2 |
| CMPI1 | $R w_{n}$, \#data $_{16}$ | 86 Fn \#\# \#\# | 4 |
| CMPI1 | $R w_{n}$, mem | 82 Fn MM MM | 4 |

## CMPI2

## Syntax

Operation

## Data Types

## Description

## Integer Compare \& Increment by 2

CMPI2 op1, op2
(op1) <--> (op2)
(op1) <-- (op1) + 2
WORD
This instruction is used to enhance the performance and flexibility of loops. The source operand specified by op1 is compared to the source operand specified by op2 by performing a 2's complement binary subtraction of op2 from op1. Operand op1 may specify ONLY GPR registers. Once the subtraction has completed, the operand op1 is incremented by two. Using the set flags, a branch instruction can then be used in conjunction with this instruction to form common high level language FOR loops of any range.

| E | Z |  | V | C |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | N |  |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| CMPI2 | $\mathrm{Rw}_{\mathrm{n}}$, \#data $_{4}$ | 90 \#n | 2 |
| CMPI2 | $R w_{n}$, \#data $_{16}$ | 96 Fn \#\# \#\# | 4 |
| CMPI2 | $R w_{n}$, mem | 92 Fn MM MM | 4 |

CPL
Syntax
Operation
Data Types
Description

## Flags

Addressing Modes

## Integer One's Complement

## CPL op1

(op1) <-- $\neg(o p 1)$
WORD
Performs a 1's complement of the source operand specified by op1. The result is stored back into op1.

| E | Z | $\mathbf{V}$ | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | $*$ |

E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V \quad$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
$\begin{array}{llc}\text { Mnemonic } & \text { Format } & \text { Bytes } \\ \text { CPL } & \mathrm{Rw}_{\mathrm{n}} & 91 \mathrm{n0}\end{array}$

## CPLB

## Syntax

Operation

## Data Types

## Description

## Flags

| E | $\mathbf{Z}$ | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | 0 | 0 | $*$ |

E $\quad$ Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V \quad$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Mnemonic
CPLB
$R b_{n}$
Format
B1 n0
Bytes 2

## DISWDT

## Syntax

Operation

## Description

## Flags

## Addressing Modes

## Disable Watchdog Timer

DISWDT
Disable the watchdog timer
This instruction disables the watchdog timer. The watchdog timer is enabled by a reset. The DISWDT instruction allows the watchdog timer to be disabled for applications which do not require a watchdog function. Following a reset, this instruction can be executed at any time until either a Service Watchdog Timer instruction (SRVWDT) or an End of Initialization instruction (EINIT) are executed. Once one of these instructions has been executed, the DISWDT instruction will have no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.


| E | Not affected. |  |
| :--- | :--- | :--- |
| Z | Not affected. |  |
| V | Not affected. |  |
| C | Not affected. |  |
| N | Not affected. |  |
| Mnemonic | Format | Bytes |
| DISWDT | A5 5A A5 A5 | 4 |

A5 5A A5 A5

## DIV

Syntax
Operation
Data Types
Description

## 16-by-16 Signed Division

DIV op1
(MDL) <-- (MDL) / (op1)
(MDH) <-- (MDL) mod (op1)
WORD
Performs a signed 16-bit by 16-bit division of the low order word stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

| $\mathbf{E}$ | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ${ }^{*}$ | S | 0 | ${ }^{*}$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

Mnemonic
DIV
$R_{n}$

Format
4B nn

Bytes
2

## DIVL

Syntax
Operation
Data Types
Description

## Flags

## Addressing Modes

## 32-by-16 Signed Division

DIVL op1
(MDL) <-- (MD) / (op1)
(MDH) <-- (MD) mod (op1)
WORD, DOUBLEWORD
Performs an extended signed 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ${ }^{*}$ | S | 0 | ${ }^{*}$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
$V$ Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.

C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |
| :--- | :--- | :---: |
| DIVL | $\mathrm{Rw}_{\mathrm{n}}$ | $6 B \mathrm{nn}$ |

6B nn
2

## DIVLU

## Syntax

Operation

## Data Types

## Description

## 32-by-16 Unsigned Division

DIVLU op1
(MDL) <-- (MD) / (op1)
(MDH) <-- (MD) mod (op1)
WORD, DOUBLEWORD
Performs an extended unsigned 32-bit by 16-bit division of the two words stored in the MD register by the source word operand op1. The unsigned quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

## Flags

| $\mathbf{E}$ | Z | V | $\mathbf{C}$ | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | S | 0 | $*$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
$V$ Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Mnemonic
DIVLU
$R_{n}$

Format
Bytes
7B nn

## DIVU

## Syntax

Operation

## Data Types

## Description

## 16-by-16 Unsigned Division

## DIVU op1

(MDL) <-- (MDL) / (op1)
(MDH) <-- (MDL) mod (op1)
WORD
Performs an unsigned 16 -bit by 16 -bit division of the low order word stored in the MD register by the source word operand op1. The signed quotient is then stored in the low order word of the MD register (MDL) and the remainder is stored in the high order word of the MD register (MDH).

## Flags

| $\mathbf{E}$ | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | ${ }^{*}$ | S | 0 | $*$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
$\vee$ Set if an arithmetic overflow occurred, i.e. the result cannot be represented in a word data type, or if the divisor (op1) was zero. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

## Addressing Modes

| Mnemonic | Format | Bytes |
| :--- | :---: | :---: |
| DIVU | $R w_{n}$ | 5B nn |

## EINIT

## Syntax

Operation
Description

## End of Initialization

EINIT
End of Initialization
This instruction is used to signal the end of the initialization portion of a program. After a reset, the reset output pin RSTOUT is pulled low. It remains low until the EINIT instruction has been executed at which time it goes high. This enables the program to signal the external circuitry that it has successfully initialized the microcontroller. After the EINIT instruction has been executed, execution of the Disable Watchdog Timer instruction (DISWDT) has no effect. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

## Flags

Addressing Modes


| E | Not affected. |
| :--- | :--- |
| Z | Not affected. |
| V | Not affected. |
| C | Not affected. |
| N | Not affected. |

## Mnemonic

Format
Bytes
EINIT

B5 4A B5 B5

## EXTP

Syntax<br>Operation

## Description

## Note

Flags

## Begin EXTended Page Sequence

EXTP op1,op2
(count) <-- (op2) [ $1 \leq \mathrm{op} 2 \leq 4$ ]
Disable interrupts and Class A traps
Data_Page = (op1)
DO WHILE ((count) $\neq 0$ AND Class_B_trap_condition $\neq$ TRUE)
Next Instruction
(count) <-- (count) - 1
END WHILE
(count) $=0$
Data_Page = (DPPx)
Enable interrupts and traps
Overrides the standard DPP addressing scheme of the long and indirect addressing modes for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTP instruction becomes immediately active such that no additional NOPs are required.
For any long ('mem') or indirect ([...]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not determined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits $\mathrm{A} 13-\mathrm{A} 0$ ) is derived from the long or indirect address as usual.The value of op2 defines the length of the effected instruction sequence.

The EXTP instruction must be used carefully (see ATOMIC and EXTended instructions on page 53).

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |

E $\quad$ Not affected.
Z Not affected.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| EXTP | Rwm, \#data 2 | DC 01\#\#:m | 2 |
| EXTP | \#pag, \#data 2 | D7 01\#\#:0 pp 0:00pp | 4 |

## EXTPR

Syntax<br>Operation

## Description

## Note

## Flags

Addressing Modes

## Begin EXTended Page \& Register Sequence

EXTPR op1, op2
(count) <-- (op2) [ $1 \leq \mathrm{op} 2 \leq 4$ ]
Disable interrupts and Class A traps
Data_Page = (op1) AND SFR_range = Extended
DO WHILE ((count) $\neq 0$ AND Class_B_trap_condition $\neq$ TRUE)
Next Instruction
(count) <-- (count) - 1
END WHILE
(count) $=0$
Data_Page $=($ DPPx $)$ AND SFR_range $=$ Standard
Enable interrupts and traps
Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. For any long ('mem') or indirect ([...]) address in the EXTP instruction sequence, the 10-bit page number (address bits A23-A14) is not determined by the contents of a DPP register but by the value of op1 itself. The 14-bit page offset (address bits A13-A0) is derived from the long or indirect address as usual. The value of op2 defines the length of the effected instruction sequence.

The EXTPR instruction must be used carefully (see ATOMIC and EXTended instructions on page 53).

| $\mathbf{c}$ | $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- |

E Not affected.
Z Not affected.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| EXTPR | Rwm, \#data 2 | DC 11\#\#:m | 2 |
| EXTPR | \#pag, \#data 2 | D7 11\#\#:0 pp 0:00pp | 4 |

## EXTR

Syntax<br>Operation

## Description

## Note

## Flags

## Addressing Modes

## Begin EXTended Register Sequence

EXTR op1
(count) <-- (op1) [ $1 \leq \mathrm{op} 1 \leq 4$ ]
Disable interrupts and Class A traps
SFR_range $=$ Extended
DO WHILE ((count) $\neq 0$ AND Class_B_trap_condition $=$ TRUE)
Next Instruction
(count) <-- (count) - 1
END WHILE
(count) $=0$
SFR_range $=$ Standard
Enable interrupts and traps
Causes all SFR or SFR bit accesses via the "reg", "bitoff" or "bitaddr" addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked.
The value of op1 defines the length of the effected instruction sequence.

The EXTR instruction must be used carefully (see ATOMIC and EXTended instructions on page 53).

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |


| E | Not affected. |  |  |
| :--- | :--- | :--- | :--- |
| Z | Not affected. |  |  |
| V | Not affected. |  |  |
| C | Not affected. |  |  |
| N | Not affected. |  |  |
| Mnemonic | Format | Bytes |  |
| EXTR | \#data 2 | D1 10\#\#:0 | 2 |

## EXTS

## Syntax <br> Operation

## Description

## Note

## Flags

## Addressing Modes

## Begin EXTended Segment Sequence

EXTS op1,op2
(count) <-- (op2) [1 $\leq \mathrm{op} 2 \leq 4]$
Disable interrupts and Class A traps
Data_Segment $=(\mathrm{op} 1)$
DO WHILE ((count) $=0$ AND Class_B_trap_condition $=$ TRUE)
Next Instruction
(count) <-- (count) - 1
END WHILE
(count) $=0$
Data_Page = (DPPx)
Enable interrupts and traps
Overrides the standard DPP addressing scheme of the long and indirect addressing modes for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTS instruction becomes immediately active such that no additional NOPs are required.
For any long ('mem') or indirect ([...]) address in an EXTS instruction sequence, the value of op1 determines the 8-bit segment (address bits A23-A16) valid for the corresponding data access. The long or indirect address itself represents the 16-bit segment offset (address bits A15-A0).
The value of op2 defines the length of the effected instruction sequence.

The EXTS instruction must be used carefully (see ATOMIC and EXTended instructions on page 53).


| E | Not affected. |
| :--- | :--- |
| Z | Not affected. |
| V | Not affected. |
| C | Not affected. |
| N | Not affected. |


| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| EXTS | Rwm, \#data 2 | DC 00\#\#:m | 2 |
| EXTS | \#seg, \#data 2 | D7 00\#\#:0 ss 00 | 4 |

## EXTSR

Syntax<br>Operation

Description

Note

Flags

## Addressing Modes

## Begin EXTended Segment \& Register Sequence

EXTSR op1,op2
(count) <-- (op2) $[1 \leq \mathrm{op} 2 \leq 4]$
Disable interrupts and Class A traps
Data_Segment $=(o p 1)$ AND SFR_range $=$ Extended
DO WHILE ((count) $\neq 0$ AND Class_B_trap_condition $=$ TRUE)
Next Instruction
(count) <-- (count) - 1
END WHILE
(count) $=0$
Data_Page $=($ DPPx $)$ AND SFR_range $=$ Standard
Enable interrupts and traps
Overrides the standard DPP addressing scheme of the long and indirect addressing modes and causes all SFR or SFR bit accesses via the 'reg', 'bitoff' or 'bitaddr' addressing modes being made to the Extended SFR space for a specified number of instructions. During their execution, both standard and PEC interrupts and class A hardware traps are locked. The EXTSR instruction becomes immediately active such that no additional NOPs are required. For any long ('mem') or indirect ([...]) address in an EXTSR instruction sequence, the value of op1 determines the 8-bit segment (address bits A23-A16) valid for the corresponding data access. The long or indirect address itself represents the 16 -bit segment offset (address bits A15-A0). The value of op2 defines the length of the effected instruction sequence.

The EXTSR instruction must be used carefully (see ATOMIC and EXTended instructions on page 53).

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- |
|  | - | - | - | - |


| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| EXTSR | Rwm, \#data 2 | DC 10\#\#:m | 2 |
| EXTSR | \#seg, \#data 2 | D7 10\#\#:0 ss 00 | 4 |

## IDLE

Syntax
Operation
Description

## Flags

Addressing Modes

## Enter Idle Mode

IDLE
Enter Idle Mode
This instruction causes the part to enter the idle mode. In this mode, the CPU is powered down while the peripherals remain running. It remains powered down until a peripheral interrupt or external interrupt occurs. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.


E Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.
$\begin{array}{llc}\text { Mnemonic } & \text { Format } & \text { Bytes } \\ \text { IDLE } & 87788787 & 4\end{array}$

## JB

Syntax

## Operation

## Data Types

Description

## Relative Jump if Bit Set

```
JB op1,op2
    IF (op1) = 1 THEN
        (IP) <-- (IP) + sign_extend (op2)
ELSE
        Next Instruction
    END IF
BIT
```

If the bit specified by op1 is set, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JB instruction. If the specified bit is clear, the instruction following the JB instruction is executed.

## Flags

Addressing Modes


| E | Not affected. |
| :--- | :--- |
| Z | Not affected. |
| V | Not affected. |
| C | Not affected. |
| N | Not affected. |

## JBC

Syntax
Operation

## Data Types

## Description

## Relative Jump if Bit Set \& Clear Bit

JBC op1, op2
IF (op1) $=1$ THEN
(op1) $=0$
(IP) <-- (IP) + sign_extend (op2)
ELSE
Next Instruction
END IF
BIT
If the bit specified by op1 is set, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is cleared, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JBC instruction. If the specified bit was clear, the instruction following the JBC instruction is executed.
Flags
Addressing Modes

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{l}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | $\bar{B}$ | 0 | 0 | $B$ |


| E | Always cleared |
| :--- | :--- |
| Z | Contains logical <br> the specified bit. |
| V | Always cleared |
| C | Always cleared |
| N | Contains the previous state of the specified bit. |
| Mnemonic | Format |
| JBC | bitaddr $_{\text {Q.q }}$, rel |

Z Contains logical negation of the previous state of the specified bit.
$V \quad$ Always cleared
C Always cleared
$N \quad$ Contains the previous state of the specified bit.
Mnemonic
JBC $\quad$ bitaddr $_{\text {Q.q }}$, rel

AA QQ rr q0

## Syntax

## Operation

## Description

## Condition Codes

## Flags

Addressing Modes

## Absolute Conditional Jump

JMPA op1, op2
IF (op1) = 1 THEN (IP) <-- op2
ELSE Next Instruction
END IF
If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPA instruction is executed normally.

See Condition code Table 24 on page 48.


| E | Not affected. |  |
| :--- | :--- | :--- |
| Z | Not affected. |  |
| V | Not affected. |  |
| C | Not affected. |  |
| N | Not affected. |  |
| Mnemonic | Format | Bytes |
| JMPA | cc, caddr | EA c0 MM MM |
|  | 4 |  |

Syntax

## Operation

## Description

## Condition Codes

Flags

Addressing Modes

## Indirect Conditional Jump

JMPI op1, op2
IF (op1) = 1 THEN
(IP) <-- (op2)
ELSE
Next Instruction
END IF
If the condition specified by op1 is met, a branch to the absolute address specified by op2 is taken. If the condition is not met, no action is taken, and the instruction following the JMPI instruction is executed normally.

See Condition code Table 24 on page 48.


| E | Not affected. |  |  |
| :--- | :--- | :--- | :--- |
| Z | Not affected. |  |  |
| V | Not affected. |  |  |
| C | Not affected. |  |  |
| N | Not affected. |  |  |
| Mnemonic | Format | Bytes |  |
| JMPI | cc, $\left[R w_{n}\right]$ | $9 C$ cn | 2 |

## JMPR

Syntax
Operation

## Description

## Condition Codes

## Flags

## Addressing Modes

## Relative Conditional Jump

JMPR op1, op2
IF (op1) $=1$ THEN
(IP) <-- (IP) + sign_extend (op2)
ELSE
Next Instruction
END IF
If the condition specified by op1 is met, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JMPR instruction. If the specified condition is not met, program execution continues normally with the instruction following the JMPR instruction.

See condition code Table 24 on page 48.


E Not affected.
Z Not affected.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.
$\begin{array}{llc}\text { Mnemonic } & \text { Format } & \text { Bytes } \\ \text { JMPR cc, rel } & \text { cD rr } & 2\end{array}$

JMPS
Syntax
Operation

Description

## Flags

## Addressing Modes

## Absolute Inter-Segment Jump

JMPS op1, op2
(CSP) <-- op1
(IP) <-- op2
Branches unconditionally to the absolute address specified by op2 within the segment specified by op1.


E $\quad$ Not affected.
Z Not affected.
$V \quad$ Not affected.
C Not affected.
N Not affected.
Mnemonic
Format
Bytes
JMPS seg, caddr
FA ss MM MM
4

## JNB

Syntax
Operation

## Data Types

Description

## Relative Jump if Bit Clear

JNB op1, op2
IF (op1) $=0$ THEN
(IP) <-- (IP) + sign_extend (op2)
ELSE
Next Instruction
END IF
BIT
If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNB instruction. If the specified bit is set, the instruction following the JNB instruction is executed.
Flags

Addressing Modes


| E | Not affected. |
| :--- | :--- |
| Z | Not affected. |
| V | Not affected. |
| C | Not affected. |
| N | Not affected. |


| Mnemonic | Format | Bytes |
| :--- | :--- | :---: |
| JNB | bitaddr $_{\text {Q.q }}$, rel | 9A QQ rr q0 |

9A QQ rr q0

## JNBS

Syntax
Operation

## Data Types

## Description

## Relative Jump if Bit Clear \& Set Bit

JNBS op1, op2
IF (op1) $=0$ THEN
(op1) = 1 (IP) <-- (IP) + sign_extend (op2)
ELSE
Next Instruction
END IF
BIT
If the bit specified by op1 is clear, program execution continues at the location of the instruction pointer, IP, plus the specified displacement, op2. The bit specified by op1 is set, allowing implementation of semaphore operations. The displacement is a two's complement number which is sign extended and counts the relative distance in words. The value of the IP used in the target address calculation is the address of the instruction following the JNBS instruction. If the specified bit was set, the instruction following the JNBS instruction is executed.

## Flags

Addressing Modes

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\overline{\mathrm{B}}$ | 0 | 0 | B |


| E | Always cleared. |
| :--- | :--- |
| Z | Contains logical negation of the previous state <br> the specified bit. |
| V | Always cleared. |
| C | Always cleared. |
| N | Contains the previous state of the specified bit. |

Mnemonic
JNBS bitaddr $_{\text {Q.q }}$, rel

Format
BA QQ rr q0

Bytes
4

## MOV

Syntax
Operation
Data Types
Description

## Move Data

MOV op1,op2
(op1) <-- (op2)
WORD
Moves the contents of the source operand specified by op2 to the location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.


E Set if the value of op2 represents the lowest
E Set if the value of op2 represents the lowest Used to signal the end of a table.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
$V$ Not affected.
C $\quad$ Not affected.
N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| MOV | $R w_{n}, R w_{m}$ | F0 nm | 2 |
| MOV | $R w_{n}, \# d a t a_{4}$ | E0 \#n | 2 |
| MOV | $r e g, \# d a t a_{16}$ | E6 RR \#\# \#\# | 4 |
| MOV | $R w_{n},\left[R w_{m}\right]$ | A8 nm | 2 |
| MOV | $R w_{n},\left[R w_{m}+\right]$ | 98 nm | 2 |
| MOV | $\left[R w_{m}\right], R w_{n}$ | B8 nm | 2 |
| MOV | $\left[-R w_{m}\right], R w_{n}$ | 88 nm | 2 |
| MOV | $\left[R w_{n}\right],\left[R w_{m}\right]$ | C8 nm | 2 |
| MOV | $\left[R w_{n}+\right],\left[R w_{m}\right]$ | D8 nm | 2 |
| MOV | $\left[R w_{n}\right],\left[R w_{m}+\right]$ | E8 nm | 2 |
| MOV | $R w_{n},\left[R w_{m}+\# d a t a_{16}\right]$ | D4 nm \#\# \#\# | 4 |
| MOV | $\left[R w_{m}+\# d a t a_{16}\right], R w_{n}$ | C4 nm \#\# \#\# | 4 |
| MOV | $\left[R w_{n}\right], m e m$ | $840 n ~ M M ~ M M ~$ | 4 |
| MOV | $m e m,\left[R w_{n}\right]$ | $940 n M M ~ M M$ | 4 |
| MOV | $r e g, m e m$ | F2 RR MM MM | 4 |
| MOV | $m e m, r e g$ | F6 RR MM MM | 4 |

## Addressing Modes

## Flags

## MOVB

Syntax
Operation

## Data Types

Description

Flags

Addressing Modes

## Move Data

MOVB op1, op2
(op1) <-- (op2)

## BYTE

Moves the contents of the source operand specified by op2 to the location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | - | - | ${ }^{*}$ |

E $\quad$ Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| MOVB | $R b_{n}, R b_{m}$ | F1 nm | 2 |
| MOVB | $R b_{n}, \# d a t a_{4}$ | E1 \#n | 2 |
| MOVB | $r e g, \# d a t a_{16}$ | E7 RR \#\# \#\# | 4 |
| MOVB | $R b_{n},\left[R w_{m}\right]$ | A9 nm | 2 |
| MOVB | $R b_{n},\left[R w_{m}+\right]$ | 99 nm | 2 |
| MOVB | $\left[R w_{m}\right], R b_{n}$ | B9 nm | 2 |
| MOVB | $\left[-R w_{m}\right], R b_{n}$ | 89 nm | 2 |
| MOVB | $\left[R w_{n}\right],\left[R w_{m}\right]$ | C9 nm | 2 |
| MOVB | $\left[R w_{n}+\right],\left[R w_{m}\right]$ | D9 nm | 2 |
| MOVB | $\left[R w_{n}\right],\left[R w_{m}+\right]$ | E9 nm | 2 |
| MOVB | $R b_{n},\left[R w_{m}+\# d a t a_{16}\right]$ | F4 nm \#\# \#\# | 4 |
| MOVB | $\left[R w_{m}+\# d a t a_{16}\right], R b_{n}$ | E4 nm \#\# \#\# | 4 |
| MOVB | $\left[R w_{n}\right], m e m$ | A4 0n MM MM | 4 |
| MOVB | $m e m,\left[R w_{n}\right]$ | B4 0n MM MM | 4 |
| MOVB | $r e g, m e m$ | F3 RR MM MM | 4 |
| MOVB | $m e m, r e g$ | F7 RR MM MM | 4 |

## MOVBS

## Syntax

Operation

## Data Types

## Description

## Flags



| E | Always cleared. |
| :--- | :--- |
| Z | Set if the value of the source operand op2 equals <br> zero. Cleared otherwise. |
| V | Not affected. |
| C | Not affected. |
| N | Set if the most significant bit of the source operand <br> op2 is set. Cleared otherwise. |


| Mnemonic |  | Format | Bytes |
| :--- | :--- | :--- | :---: |
| MOVBS | $R b_{n}, R b_{m}$ | D0 mn | 2 |
| MOVBS | reg, mem | D2 RR MM MM | 4 |
| MOVBS | mem, reg | D5 RR MM MM | 4 |

## MOVBZ

## Syntax

Operation

## Data Types

## Description

## Flags

## Addressing Modes

## Move Byte Zero Extend

MOVBZ op1, op2
(low byte op1) <-- (op2)
(high byte op1) <-- $00_{h}$
WORD, BYTE
Moves and zero extends the contents of the source byte specified by op2 to the word location specified by the destination operand op1. The contents of the moved data is examined, and the flags are updated accordingly.

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | ${ }^{*}$ | - | - | 0 |

E Always cleared.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
$V \quad$ Not affected.
C Not affected.
N Always cleared.
Mnemonic
MOVBZ $R b_{n}, R b_{m}$
MOVBZ reg, mem
MOVBZ mem, reg

Format
Bytes
$\mathrm{CO} \mathrm{mn} \quad 2$
C2 RR MM MM 4
C5 RR MM MM 4

## MUL

Syntax
Operation
Data Types
Description

## Signed Multiplication

MUL op1, op2
(MD) <-- (op1) * (op2)

WORD
Performs a 16-bit by 16-bit signed multiplication using the two words specified by operands op1 and op2 respectively. The signed 32-bit result is placed in the MD register.

## Flags

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | $\mathbf{S}$ | 0 | $*$ |

E Always cleared.
Z Set if the result equals zero. Cleared otherwise.
V This bit is set if the result cannot be represented in a word data type. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes
$\begin{array}{lllc}\text { Mnemonic } & \text { Format } & \text { Bytes } \\ \text { MUL } & \mathrm{Rw}_{\mathrm{n}}, R \mathrm{Rw}_{\mathrm{m}} & \text { OB nm } & 2\end{array}$

## MULU

Syntax
Operation
Data Types
Description

## Unsigned Multiplication

MULU op1,op2
(MD) <-- (op1) * (op2)

WORD
Performs a 16-bit by 16-bit unsigned multiplication using the two words specified by operands op1 and op2 respectively. The unsigned 32-bit result is placed in the MD register.

## Flags

## Addressing Modes

| $\mathbf{E}$ | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ${ }^{*}$ | S | 0 | ${ }^{*}$ |

E Always cleared.
Z Set if the result equals zero. Cleared otherwise.
$\vee \quad$ This bit is set if the result cannot be represented in a word data type. Cleared otherwise.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |
| :--- | :--- | :---: |
| MULU | $R w_{n}, R w_{m}$ | $1 B n m$ |

1B nm
2

NEG
Syntax
Operation
Data Types
Description

## Flags

## Addressing Modes

## Integer Two's Complement

NEG op1
(op1) <-- 0 - (op1)
WORD
Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.

| E | Z | V | C | N |
| :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{*}$ |

E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |
| :--- | :--- | :---: |
| NEG | $\mathrm{Rw}_{\mathrm{n}}$ | $81 \mathrm{n0}$ |
|  |  | 2 |

Format
es
81 n0

## NEGB

## Syntax

Operation

## Data Types

Description

## Flags

Addressing Modes

## Integer Two's Complement

NEGB op1
(op1) <-- 0 - (op1)

## BYTE

Performs a binary 2's complement of the source operand specified by op1. The result is then stored in op1.

| E | Z |  | V | C |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | N |  |  |

E Set if the value of op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C $\quad$ Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
$\begin{array}{llc}\text { Mnemonic } & \text { Format } & \text { Bytes } \\ \text { NEGB } & R b_{n} & \text { A1 n0 }\end{array}$

## NOP

Syntax
Operation

## Description

## Flags

## Addressing Modes

## No Operation

NOP
No Operation
This instruction causes a null operation to be performed. A null operation causes no change in the status of the flags.


E Not affected.
Z Not affected.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.
Mnemonic
Format
Bytes
NOP
CC 00
2

## OR

Syntax
Operation

## Data Types

## Description

## Flags

## Addressing Modes

## Logical OR

OR op1,op2
(op1) <-- (op1) v (op2)
WORD
Performs a bitwise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

| $\mathbf{E}$ | $\mathbf{Z}$ | V | C | N |
| :--- | :--- | :--- | :--- | :--- |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | ${ }^{*}$ |

E $\quad$ Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V \quad$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| OR | $R w_{n}, R w_{m}$ | 70 nm | 2 |
| OR | $R w_{n},\left[R w_{i}\right]$ | $78 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| OR | $R w_{n},\left[R w_{i}+\right]$ | $78 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| OR | $R w_{n}, \# d a a_{3}$ | $78 \mathrm{n}: 0 \# \# \#$ | 2 |
| OR | reg, \#data ${ }_{16}$ | $76 \mathrm{RR} \# \# \# \#$ | 4 |
| OR | reg, mem | 72 RR MM MM | 4 |
| OR | mem, reg | 74 RR MM MM | 4 |

## ORB

Syntax
Operation

## Data Types

Description

## Logical OR

ORB op1,op2
(op1) <-- (op1) v (op2)

## BYTE

Performs a bitwise logical OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

## Flags

Addressing Modes


E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| ORB | $R b_{n}, R b_{m}$ | 71 nm | 2 |
| ORB | $R b_{n},\left[R w_{i}\right]$ | $79 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| ORB | $R b_{n},\left[R w_{i}+\right]$ | $79 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| ORB | $R b_{n}, \#$ data $_{3}$ | $79 \mathrm{n}: 0 \# \# \#$ | 2 |
| ORB | reg, \#data ${ }_{16}$ | $77 \mathrm{RR} \# \# \# \#$ | 4 |
| ORB | reg, mem | $73 R R$ MM MM | 4 |
| ORB | mem, reg | 75 RR MM MM | 4 |

## PCALL

Syntax
Operation

## Data Types

## Description

## Push Word \& Call Subroutine Absolute

PCALL op1, op2
(tmp) <-- (op1)
(SP) <-- (SP) - 2
((SP)) <-- (tmp)
(SP) <-- (SP) - 2
((SP)) <-- (IP)
(IP) $<-$ op2
WORD
Pushes the word specified by operand op1 and the value of the instruction pointer, IP, onto the system stack, and branches to the absolute memory location specified by the second operand op2. Because IP always points to the instruction following the branch instruction, the value stored on the system stack represents the return address of the calling routine.

## Flags



E Set if the value of the pushed operand op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the pushed operand op1 equals zero. Cleared otherwise.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the pushed operand op1 is set. Cleared otherwise.

| Mnemonic | Format | Bytes |
| :--- | :--- | :--- |
| PCALL | reg, caddr | E2 RR MM MM |

E2 RR MM MM 4

## POP

## Syntax

## Operation

## Data Types

Description

## Flags



E $\quad$ Set if the value of the popped word represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the popped word equals zero. Cleared otherwise.
V Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the popped word is set. Cleared otherwise.

Format
FC RR

Bytes
2

## PRIOR

## Syntax

Operation

## Data Types

## Description

## Prioritize Register

PRIOR op1, op2
$($ tmp) <-- (op2)
(count) <-- 0
DO WHILE $\left(\operatorname{tmp}_{15}\right) \neq 1$ AND (count) $\neq 15$ AND (op2) $\neq 0$
$\left(\mathrm{tmp}_{\mathrm{n}}\right)<--\left(\mathrm{tmp}_{\mathrm{n}-1}\right)$
(count) <-- (count) +1
END WHILE
(op1) <-- (count)
WORD
This instruction stores a count value in the word operand specified by op1 indicating the number of single bit shifts required to normalize the operand op2 so that its most significant bit is equal to one. If the source operand op2 equals zero, a zero is written to operand op1 and the zero flag is set. Otherwise the zero flag is cleared.

## Flags

## Addressing Modes

| $\mathbf{E}$ | $\mathbf{Z}$ |  | $\mathbf{V}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | $\mathbf{N}$

E Always cleared.
Z Set if the source operand op2 equals zero. Cleared otherwise.

V Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Always cleared.
Mnemonic
PRIOR $R w_{n}, R w_{m}$

Format
Bytes
2B nm

## PUSH

Syntax
Operation

Data Types

## Description

## Flags

## Addressing Modes

## Push Word on System Stack

PUSH op1
(tmp) <-- (op1)
(SP) <-- (SP) - 2
((SP)) <-- (tmp)
WORD
Moves the word specified by operand op1 to the location in the internal system stack specified by the Stack Pointer, after the Stack Pointer has been decremented by two.


E $\quad$ Set if the value of the pushed word represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.

Z Set if the value of the pushed word equals zero. Cleared otherwise.
$V \quad$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Set if the most significant bit of the pushed word is set. Cleared otherwise.

| Mnemonic | Format | Bytes |
| :--- | :---: | :---: |
| PUSH reg | EC RR | 2 |

Format
EC RR
2

PWRDN

## Syntax

Operation
Description

## Enter Power Down Mode

PWRDN

## Enter Power Down Mode

This instruction causes the part to enter the power down mode. In this mode, all peripherals and the CPU are powered down until the part is externally reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction. To further control the action of this instruction, the PWRDN instruction is only enabled when the non-maskable interrupt pin ( $\overline{\mathrm{NMI}}$ ) is in the low state. Otherwise, this instruction has no effect.


E $\quad$ Not affected.
Z Not affected.
V Not affected.
C Not affected.
N Not affected.
Addressing Modes

Mnemonic
PWRDN

Format
Bytes
97689797

4

## RET

## Syntax

## Operation

## Description

## Return from Subroutine

## RET

(IP) <-- ((SP))
$(\mathrm{SP})<--(\mathrm{SP})+2$
Returns from a subroutine. The IP is popped from the system stack. Execution resumes at the instruction following the CALL instruction in the calling routine.

## Flags

Addressing Modes


E $\quad$ Not affected.
Z Not affected.
$V \quad$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.
Mnemonic Format
Bytes
RET
CB 00
2

## RETI

## Syntax

## Operation

## Description

## Flags

Addressing Modes

## Return from Interrupt Routine

## RETI

(IP) <-- ((SP))
(SP) <-- (SP) + 2
IF (SYSCON.SGTDIS=0) THEN
(CSP) <-- ((SP))
$(S P)<--(S P)+2$
END IF
(PSW) <-- ((SP))
(SP) <-- (SP) +2
Returns from an interrupt routine. The PSW, IP, and CSP are popped off the system stack. Execution resumes at the instruction which had been interrupted. The previous system state is restored after the PSW has been popped. The CSP is only popped if segmentation is enabled. This is indicated by the SGTDIS bit in the SYSCON register.

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| S | S | S | S | S |


| E | Restored from the PSW popped from stack. |
| :--- | :--- |
| Z | Restored from the PSW popped from stack. |
| V | Restored from the PSW popped from stack. |
| C | Restored from the PSW popped from stack. |
| N | Restored from the PSW popped from stack. |

Mnemonic RETI

Bytes 2

## RETP

Syntax
Operation

## Data Types

Description

Flags

Addressing Modes

## Return from Subroutine \& Pop Word

RETP op1
(IP) <-- ((SP))
(SP) <-- (SP) + 2
(tmp) <-- ((SP))
(SP) <-- (SP) + 2
(op1) <-- (tmp)
WORD
Returns from a subroutine. The IP is first popped from the system stack and then the next word is popped from the system stack into the operand specified by op1. Execution resumes at the instruction following the CALL instruction in the calling routine.


E $\quad$ Set if the value of the word popped into operand op1 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z
Set if the value of the word popped into operand op1 equals zero. Cleared otherwise.
$V$ Not affected.
C Not affected.
N Set if the most significant bit of the word popped into operand op1 is set. Cleared otherwise.

| Mnemonic | Format | Bytes |
| :--- | :---: | :---: |
| RETP reg | EB RR | 2 |

EB RR

## RETS

Syntax
Operation

## Description

## Return from Inter-Segment Subroutine

RETS
(IP) <-- ((SP))
(SP) <-- (SP) + 2
(CSP) <-- ((SP))
(SP) <-- (SP) + 2
Returns from an inter-segment subroutine. The IP and CSP are popped from the system stack. Execution resumes at the instruction following the CALLS instruction in the calling routine.

## Flags

Addressing Mode


| E | Not affected. |
| :--- | :--- |
| Z | Not affected. |
| V | Not affected. |
| C | Not affected. |
| N | Not affected. |

Mnemonic
Format
Bytes
RETS
DB 00
2

Syntax

## Operation

## Data Types

## Description

## Rotate Left

ROL op1, op2
(count) <-- (op2)
(C) <-- 0

DO WHILE (count) $\neq 0$
(C) <-- $\left(\mathrm{op} 1_{15}\right)$
$\left(o p 1_{n}\right)<--\left(o p 1_{n-1}\right)[n=1 \ldots 15]$
(op10) <-- (C)
(count) <-- (count) - 1
END WHILE
WORD
Rotates the destination word operand op1 left by as many times as specified by the source operand op2. Bit 15 is rotated into Bit 0 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

## Flags

| $\mathbf{E}$ | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ${ }^{*}$ | 0 | S | ${ }^{*}$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
$V \quad$ Always cleared.
C The carry flag is set according to the last most significant bit shifted out of op1. Cleared for a rotate count of zero.

N
Set if the most significant bit of the result is set. Cleared otherwise.
Mnemonic
ROL $\quad R w_{n}, R w_{m}$
ROL $\quad \mathrm{Rw}_{\mathrm{n}}$, \#data $_{4}$

Format
0C nm
Bytes
1C \#n 2

ROR
Syntax
Operation

## Data Types

## Description

## Flags

Addressing Modes

## Rotate Right

ROR op1, op2
(count) <-- (op2)
(C) $<--0$
(V) $<--0$

DO WHILE (count) $\neq 0$

$$
(V)<-(V) \vee(C)
$$

(C) <-- (op1 ${ }_{0}$ )
$\left(o p 1_{n}\right)<--\left(o p 1_{n+1}\right) \quad[n=0 \ldots 14]$
(op1 ${ }_{15}$ ) <-- (C)
(count) <-- (count) - 1

## END WHILE

WORD
Rotates the destination word operand op1 right by as many times as specified by the source operand op2. Bit 0 is rotated into Bit 15 and into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

| $\mathbf{E}$ | $\mathbf{Z}$ | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ${ }^{*}$ | S | S | ${ }^{*}$ |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
$V \quad$ Set if in any cycle of the rotate operation a ' 1 ' is shifted out of the carry flag. Cleared for a rotate count of zero.
C The carry flag is set according to the last least significant bit shifted out of op1. Cleared for a rotate count of zero.

N
Set if the most significant bit of the result is set. Cleared otherwise.
Mnemonic
ROR $\quad R w_{n}, R w_{m}$
ROR $\quad R w_{n}$, \#data $_{4}$

Format
2C nm
Bytes
3C \#n
2 2

## SCXT

Syntax
Operation

## Description

## Data Types

Flags

## Addressing Modes

## Switch Context

$$
\begin{aligned}
& \text { SCXT op1, op2 } \\
& (\text { tmp1) <-- (op1) } \\
& (\text { tmp2 })<-(\mathrm{op} 2) \\
& (\mathrm{SP})<--(\mathrm{SP})-2 \\
& ((\mathrm{SP}))<--(\text { tmp1 }) \\
& (\mathrm{op} 1)<--(\text { tmp2 })
\end{aligned}
$$

Used to switch contexts for any register. Switching context is a push and load operation. The contents of the register specified by the first operand, op1, are pushed onto the stack. That register is then loaded with the value specified by the second operand, op2.

WORD


E $\quad$ Not affected.
Z Not affected.
$V$ Not affected.
C Not affected.
$\mathrm{N} \quad$ Not affected.

## Mnemonic

SCXT reg, \#data ${ }_{16}$
SCXT reg, mem

Format
C6 RR \#\# \#\# 4
D6 RR MM MM 4

## SHL

Syntax
Operation

## Data Types

## Description

## Shift Left

SHL op1,op2
(count) <-- (op2)
(C) <-- 0

DO WHILE (count) $\neq 0$
(C) <-- (op1 ${ }_{15}$ )
$\left(o p 1_{n}\right)<--\left(o p 1_{n-1}\right)[n=1 \ldots 15]$
(op10) <-- 0
(count) <-- (count) - 1
END WHILE
WORD
Shifts the destination word operand op1 left by as many times as specified by the source operand op2. The least significant bits of the result are filled with zeros accordingly. The most significant bit is shifted into the Carry. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

## Flags

## Addressing Modes

| $\mathbf{E}$ | $\mathbf{Z}$ |  | $\mathbf{V}$ | C |
| :---: | :---: | :---: | :---: | :---: |

E Always cleared.
Z Set if result equals zero. Cleared otherwise.
$V$ Always cleared.
C The carry flag is set according to the last most significant bit shifted out of op1. Cleared for a shift count of zero.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |
| :--- | :--- | :--- |
| SHL | $R w_{n}, R w_{m}$ | 4 C nm |
| SHL | $R w_{\mathrm{n}}, \#$ data 4 | $5 \mathrm{C} \mathrm{\# n}$ |

## SHR

Syntax
Operation

## Data Types <br> Description

## Shift Right

SHR op1, op2
(count) <-- (op2)
(C) $<--0$
(V) <-- 0

DO WHILE (count) $\neq 0$ (V) <-- (C) v (V)
(C) <-- (op10)
$\left(o p 1_{n}\right)<--\left(o p 1_{n+1}\right)[n=0 \ldots 14]$
$\left(\mathrm{op1}_{15}\right)<--0$
(count) <-- (count) - 1
END WHILE
WORD
Shifts the destination word operand op1 right by as many times as specified by the source operand op2. The most significant bits of the result are filled with zeros accordingly. Since the bits shifted out effectively represent the remainder, the Overflow flag is used instead as a Rounding flag. This flag together with the Carry flag helps the user to determine whether the remainder bits lost were greater than, less than or equal to one half an least significant bit. Only shift values between 0 and 15 are allowed. When using a GPR as the count control, only the least significant 4 bits are used.

## Flags

Addressing Modes

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ${ }^{*}$ | S | S | ${ }^{*}$ |

## E Always cleared.

Z Set if result equals zero. Cleared otherwise.
$V \quad$ Set if in any cycle of the shift operation a ' 1 ' is shifted out of the carry flag. Cleared for a shift count of zero.

C The carry flag is set according to the last least significant bit shifted out of op1. Cleared for a shift count of zero.

Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| SHR | $R w_{n}, R w_{m}$ | 6 C nm | 2 |
| SHR | $R w_{n}, \# d a t a_{4}$ | $7 C ~ \# n$ | 2 |

## SRST

## Syntax

Operation

## Description

## Flags

Addressing Modes

## Software Reset

SRST
Software Reset
This instruction is used to perform a software reset. A software reset has the same effect on the microcontroller as an externally applied hardware reset. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{l}$ | $\mathbf{V}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\mathbf{N}$ |

E Always cleared.
Z Always cleared.
$V \quad$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Always cleared.
Mnemonic
Format
B7 48 B7 B7
SRST

Bytes 4

## SRVWDT

## Syntax

Operation
Description

## Service Watchdog Timer

SRVWDT
Service Watchdog Timer
This instruction services the Watchdog Timer. It reloads the high order byte of the Watchdog Timer with a preset value and clears the low byte on every occurrence. Once this instruction has been executed, the watchdog timer cannot be disabled. To insure that this instruction is not accidentally executed, it is implemented as a protected instruction.

## Flags

Addressing Modes


E Not affected.
Z Not affected.
$V$ Not affected.
C Not affected.
N Not affected.
Mnemonic
SRVWDT
Format
Bytes
A7 58 A7 A7
4

## SUB

Syntax
Operation
Data Types
Description

## Integer Subtraction

SUB op1,op2
(op1) <-- (op1) - (op2)
WORD
Performs a 2's complement binary subtraction of the source operand specified by op2 from the destination operand specified by op1. The result is then stored in op1.

## Flags

## Addressing Modes



E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
V Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| SUB | $R w_{n}, R w_{m}$ | 20 nm | 2 |
| SUB | $R w_{n},\left[R w_{i}\right]$ | $28 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| SUB | $R w_{n},\left[R w_{i}+\right]$ | $28 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| SUB | $R w_{n}, \# d a a_{3}$ | $28 \mathrm{n}: 0 \# \# \#$ | 2 |
| SUB | reg, \#data ${ }_{16}$ | $26 R R$ \#\# \#\# | 4 |
| SUB | reg, mem | $22 R R$ MM MM | 4 |
| SUB | mem, reg | $24 R R$ MM MM | 4 |

## SUBB

## Syntax

Operation

## Data Types

Description

## Flags

## Addressing Modes

## Integer Subtraction

SUBB op1,op2
(op1) <-- (op1) - (op2)

## BYTE

Performs a 2's complement binary subtraction of the source operand specified by op2 from the destination operand specified by op1. The result is then stored in op1.

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | S | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$\checkmark$ Set if an arithmetic underflow occurred, ie. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :---: |
| SUBB | $R b_{n}, R b_{m}$ | 21 nm | 2 |
| SUBB | $R b_{n},\left[R w_{i}\right]$ | $29 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| SUBB | $R b_{n},\left[R w_{i}+\right]$ | $29 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| SUBB | $R b_{n}, \# d a a_{3}$ | $29 \mathrm{n}: 0 \# \# \#$ | 2 |
| SUBB | reg, \#data ${ }_{16}$ | $27 R R \# \# \# \#$ | 4 |
| SUBB | reg, mem | $23 R R M M ~ M M$ | 4 |
| SUBB | mem, reg | $25 R R M M ~ M M ~$ | 4 |

## SUBC

## Synta

Operation

## Data Types

Description

## Integer Subtraction with Carry

SUBC op1, op2
(op1) <-- (op1) - (op2) - (C)
WORD
Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

| E | Z | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | S | ${ }^{*}$ | S | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero and the previous $Z$ flag was set. Cleared otherwise.
$V$ Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Addressing Modes

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| SUBC | $R w_{n}, R w_{m}$ | 30 nm | 2 |
| SUBC | $R w_{n},\left[R w_{i}\right]$ | $38 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| SUBC | $R w_{n},\left[R w_{i}+\right]$ | $38 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| SUBC | $R w_{n}, \# d a a_{3}$ | $38 \mathrm{n}: 0 \# \# \#$ | 2 |
| SUBC | reg, \#data ${ }_{16}$ | $36 \mathrm{RR} \# \# \# \#$ | 4 |
| SUBC | reg, mem | $32 R R$ MM MM | 4 |
| SUBC | mem, reg | $34 R R$ MM MM | 4 |

## SUBCB

## Syntax

Operation

## Data Types

Description

## Integer Subtraction with Carry

SUBCB op1, op2
(op1) <-- (op1) - (op2) - (C)

## BYTE

Performs a 2's complement binary subtraction of the source operand specified by op2 and the previously generated carry bit from the destination operand specified by op1. The result is then stored in op1. This instruction can be used to perform multiple precision arithmetic.

## Flags

| E | Z |  | V | C |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | S | ${ }^{*}$ | S | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Set if result equals zero and the previous $Z$ flag was set. Cleared otherwise.
$V$ Set if an arithmetic underflow occurred, i.e. the result cannot be represented in the specified data type. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

Addressing Modes

Format
Bytes
31 nm
39 n:10ii
39 n:11ii
39 n:0\#\#\#
37 RR \#\# \#\# 4
33 RR MM MM 4
35 RR MM MM 4

## TRAP

Syntax
Operation

## Description

## Flags

## Addressing Modes

## Software Trap

TRAP op1
(SP) <-- (SP) - 2
((SP)) <-- (PSW)
IF (SYSCON.SGTDIS=0) THEN

$$
(S P)<--(S P)-2
$$

$$
((S P))<--(C S P)
$$

$$
(C S P)<--0
$$

END IF
(SP) <-- (SP) - 2
((SP)) <-- (IP)
(IP) <-- zero_extend (op1*4)
Invokes a trap or interrupt routine based on the specified operand, op1. The invoked routine is determined by branching to the specified vector table entry point. This routine has no indication of whether it was called by software or hardware. System state is preserved identically to hardware interrupt entry except that the CPU priority level is not affected. The RETI, return from interrupt, instruction is used to resume execution after the trap or interrupt routine has completed. The CSP is pushed if segmentation is enabled. This is indicated by the SGTDIS bit in the SYSCON register.

| $\mathbf{E}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - |


| E | Not affected. |
| :--- | :--- |
| Z | Not affected. |
| V | Not affected. |
| C | Not affected. |
| N | Not affected. |


| Mnemonic | Format | Bytes |
| :--- | :--- | :--- |
| TRAP | \#trap7 | 9B t:ttt0 |

Format
9B t:tt0

2

## XOR

## Syntax

Operation

## Data Types

## Description

## Flags

## Addressing Modes

## Logical Exclusive OR

XOR op1,op2
(op1) <-- (op1) $\oplus(o p 2)$
WORD
Performs a bitwise logical EXCLUSIVE OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

| E | $\mathbf{Z}$ | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V \quad$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| XOR | $R w_{n}, R w_{m}$ | 50 nm | 2 |
| XOR | $R w_{n},\left[R w_{i}\right]$ | $58 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| XOR | $R w_{n},\left[R w_{i}+\right]$ | $58 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| XOR | $R w_{n}, \# d a a_{3}$ | $58 \mathrm{n}: 0 \# \# \#$ | 2 |
| XOR | reg, \#data 16 | $56 \mathrm{RR} \# \# \# \#$ | 4 |
| XOR | reg, mem | $52 R R$ MM MM | 4 |
| XOR | mem, reg | $54 R R$ MM MM | 4 |

XORB

## Syntax

Operation

## Data Types

Description

## Logical Exclusive OR

XORB op1, op2
(op1) <-- (op1) $\oplus(o p 2)$

## BYTE

Performs a bitwise logical EXCLUSIVE OR of the source operand specified by op2 and the destination operand specified by op1. The result is then stored in op1.

## Flags



E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if result equals zero. Cleared otherwise.
$V$ Always cleared.
C Always cleared.
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

| Mnemonic | Format | Bytes |  |
| :--- | :--- | :--- | :--- |
| XORB | $R b_{n}, R b_{m}$ | 51 nm | 2 |
| XORB | $R b_{n},\left[R w_{i}\right]$ | $59 \mathrm{n}: 10 \mathrm{ii}$ | 2 |
| XORB | $R b_{n},\left[R w_{i}+\right]$ | $59 \mathrm{n}: 11 \mathrm{ii}$ | 2 |
| XORB | $R b_{n}, \# d a a_{3}$ | $59 \mathrm{n}: 0 \# \# \#$ | 2 |
| XORB | reg, \#data ${ }_{16}$ | $57 \mathrm{RR} \mathrm{\#} \mathrm{\#} \mathrm{\#} \mathrm{\#}$ | 4 |
| XORB | reg, mem | $53 R R M M ~ M M ~$ | 4 |
| XORB | mem, reg | 55 RR MM MM | 4 |

## 2 MAC Instruction set

This section describes the instruction set for the MAC. Refer to device datasheets for information about which ST10 devices include the MAC.

### 2.1 Addressing modes

MAC instructions use some standard ST10 addressing modes such as GPR direct or \#data ${ }_{5}$ for immediate shift value. To supply the MAC with up to 2 new operands per instruction cycle, new MAC instruction addressing modes have been added. These allow indirect addressing with address pointer post-modification. Double indirect addressing requires 2 pointers, one of which can be supplied by any GPR, the other is provided by one of two new specific SFRs $^{2}$ IDX $_{0}$ and IDX ${ }_{1}$. Two pairs of offset registers QR0/QR1 and QX0/QX1 are associated with each pointer (GPR or IDX ${ }_{\mathrm{i}}$ ). The GPR pointer gives access to the entire memory space, whereas IDX $i_{i}$ are limited to the internal Dual-Port RAM, except for the CoMOV instruction. The following table shows the various combinations of pointer post-modification for each of these 2 new addressing modes.

| Symbol | Mnemonic | Address Pointer Operation |
| :---: | :---: | :---: |
| 1"[IDX ${ }_{\text {i }}$ ]]" stands for | [IDX ${ }_{\text {] }}$ ] | $\left(\mathrm{IDX}_{\mathrm{i}}\right)<-$ (IDX ${ }_{\mathrm{i}}$ ) (no-op) |
|  | [IDX ${ }^{+}$] | $\left(\mathrm{IDX}_{\mathrm{i}}\right)<-$ (IDX $\left.{ }_{\mathrm{i}}\right)+2(\mathrm{i}=0,1)$ |
|  | [IDX ${ }_{\text {- }}$ ] | $\left(\mathrm{IDX}_{\mathrm{i}}\right)<--\left(\mathrm{IDX}_{\mathrm{i}}\right)-2(\mathrm{i}=0,1)$ |
|  | $\left[\mathrm{IDX}_{\mathrm{i}}+\mathrm{QX}_{\mathrm{j}}\right]$ | $\left(\mathrm{IDX}_{\mathrm{i}}\right)<--\left(\mathrm{IDX}_{\mathrm{i}}\right)+\left(\mathrm{QX}_{\mathrm{j}}\right)(\mathrm{i}, \mathrm{j}=0,1)$ |
|  | $\left[\mathrm{IDX}_{\mathrm{i}}-\mathrm{QX}_{\mathrm{j}}\right]$ | $\left(\mathrm{IDX}_{\mathrm{i}}\right)<--\left(\mathrm{IDX}_{\mathrm{i}}\right)-\left(\mathrm{QX} \mathrm{j}_{\mathrm{j}}\right)(\mathrm{i}, \mathrm{j}=0,1)$ |
| " $\left[R w_{n} \otimes\right.$ ] ${ }^{\text {] }}$ stands for | $\left[R w_{n}\right]$ | $\left(R w_{n}\right)<--\left(R w_{n}\right)(n o-o p)$ |
|  | [ $\mathrm{Rw} \mathrm{n}_{\mathrm{n}}$ ] | $\left(R w_{n}\right)<--\left(R w_{n}\right)+2(n=0 \ldots 15)$ |
|  | $\left[R w_{n}-\right]$ | $\left(R w_{n}\right)<--\left(R w_{n}\right)-2(n=0 \ldots .15)$ |
|  | $\left[R w_{n}+\mathrm{QR}_{\mathrm{j}}\right]$ | $\left(R w_{n}\right)<--\left(R w_{n}\right)+\left(Q R_{j}\right)(n=0 . . .15 ; j=0,1)$ |
|  | $\left[R w_{n}-Q R_{j}\right]$ | $\left(R w_{n}\right)<--\left(R w_{n}\right)-\left(Q R_{j}\right)(\mathrm{n}=0 . . .15 ; \mathrm{j}=0,1)$ |

Table 27 Pointer post-modification for [ $\mathrm{Rw}_{\mathrm{n}} \otimes$ ]" and " $[I D X i \otimes]$ addressing modes

1. IDX can only contain even values. Therefore, bit 0 always equals zero.

When using pointer post-modification addressing modes, the address pointed to (i.e the value in the IDX ${ }_{i}$ or $R w_{n}$ register) must be a legal address, even if its content is not modified. An odd value (e.g. in R0 when using [R0] post-modification adressing mode) will trigger the class-B hardware Trap 28h (Illegal Word Operand Access Trap (ILLOPA)).

In this document the symbols " $\left[R w_{n} \otimes\right]$ " and " $\left[I D X_{i} \otimes\right]$ " are used to refer to these addressing modes.

A new instruction CoSTORE transfers a value from a MAC register to any location in memory. This instruction uses a specific addressing mode for the MAC registers, called CoReg. The following table gives the 5 -bit addresses of the MAC registers corresponding to this CoReg addressing mode. Unused addresses are reserved for future revisions.

| Register | Description | Address |
| :--- | :--- | :--- |
| MSW | MAC-Unit Status Word | 00000 |
| MAH | MAC-Unit Accumulator High | 00001 |
| MAS | "limited" MAH | 00010 |
| MAL | MAC-Unit Accumulator Low | 00100 |
| MCW | MAC-Unit Control Word | 00101 |
| MRW | MAC-Unit Repeat Word | 00110 |

Table 28 MAC register addresses for CoReg

### 2.2 MAC instruction execution time

The instruction execution time for MAC instructions is calculated in the same way as that of the standard instruction set. To calculate the execution time for MAC instructions, refer to Instruction execution times on page 12, considering MAC instructions to be 4 -byte instructions with a minimum state time number of 2 .

### 2.3 MAC instruction set summary



Table 29 MAC instruction mnemonic by addressing mode and repeatability

| Mnemonic | Addressing Modes | Rep | Mnemonic | Addressing Modes | Rep |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CoNOP | $\begin{aligned} & {\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right]} \\ & {\left[I D X_{i} \otimes\right],\left[R w_{\mathrm{m}} \otimes\right]} \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | CoSHL <br> CoSHR <br> CoASHR | $R w_{n}$ <br> \#data ${ }_{5}$ $\left[R w_{\mathrm{m}} \otimes\right]$ | $\begin{array}{\|l} \hline \text { Yes } \\ \text { No } \\ \text { Yes } \end{array}$ |
| CoNEG | - | No | CoASHR + rnd |  |  |
| $\begin{aligned} & \text { CoNEG + rnd } \\ & \text { CoRND } \end{aligned}$ |  |  | CoABS | $R w_{n}, R w_{m}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ |
| CoSTORE | $R w_{n}$, CoReg $\left[R w_{n} \otimes\right]$, CoReg | $\begin{array}{\|l\|} \hline \text { No } \\ \text { Yes } \end{array}$ |  | $\left[\begin{array}{l} {\left[I D X_{i} \otimes\right],\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right]} \\ \mathrm{Rw}_{\mathrm{n}},\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right] \end{array}\right.$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ |
| CoMOV | $\left[I D X_{i} \otimes\right],\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right.$ ] | Yes |  |  |  |

Table 29 MAC instruction mnemonic by addressing mode and repeatability
The following table gives the MAC Function Code of each instruction. This Function Code is the third byte of the new instruction and is used by the co-processor as its operation code. Unused function codes are treated as CoNOP Function Code by the MAC.

| Mnemonic | Function Code | Mnemonic | Function Code |
| :---: | :---: | :---: | :---: |
| CoMUL | C0 | CoMACM | D8 |
| CoMULu | 00 | CoMACMu | 18 |
| CoMULus | 80 | CoMACMus | 98 |
| CoMULsu | 40 | CoMACMsu | 58 |
| CoMUL- | C8 | CoMACM- | E8 |
| CoMULu- | 08 | CoMACMu- | 28 |
| CoMULus- | 88 | CoMACMus- | A8 |
| CoMULsu- | 48 | CoMACMsu- | 68 |
| CoMUL + rnd | C1 | CoMACM + rnd | D9 |
| CoMULu + rnd | 01 | CoMACMu + rnd | 19 |
| CoMULus + rnd | 81 | CoMACMus + rnd | 99 |
| CoMULsu + rnd | 41 | CoMACMsu + rnd | 59 |
| CoMAC | D0 | CoMACMR | F9 |
| CoMACu | 10 | CoMACMRu | 38 |
| CoMACus | 90 | CoMACMRus | B8 |
| CoMACsu | 50 | CoMACMRsu | 78 |
| CoMAC- | E0 | CoMACMR + rnd | F9 |
| CoMACu- | 20 | CoMACMRu + rnd | 39 |
| CoMACus- | A0 | CoMACMRus + rnd | B9 |
| CoMACsu- | 60 | CoMACMRsu + rnd | 79 |

Table 30 MAC instruction function code (hexa)

| Mnemonic | Function Code | Mnemonic | Function Code |
| :---: | :---: | :---: | :---: |
| CoMAC + rnd | D1 | CoADD | 02 |
| CoMACu + rnd | 11 | CoADD2 | 42 |
| CoMACus + rnd | 91 | CoSUB | 0A |
| CoMACsu + rnd | 51 | CoSUB2 | 4A |
| CoMACR | F0 | CoSUBR | 12 |
| CoMACRu | 30 | CoSUB2R | 52 |
| CoMACRus | B0 | CoMAX | 3A |
| CoMACRsu | 70 | CoMIN | 7A |
| CoMACR + rnd | F1 | CoLOAD | 22 |
| CoMACRu + rnd | 31 | CoLOAD- | 2A |
| CoMACRus + rnd | B1 | CoLOAD2 | 62 |
| CoMACRsu + rnd | 71 | CoLOAD2- | 6A |
| CoNOP | 5A | CoCMP | C2 |
| CoNEG | 32 | CoSHL \#data ${ }_{5}$ | 82 |
| CoNEG + rnd | 72 | CoSHL other | 8A |
| CoRND | B2 | CoSHR \#data ${ }_{5}$ | 92 |
| CoABS - | 1A | CoSHR other | 9A |
| CoABS op1, op2 | CA | CoASHR \#data 5 | A2 |
| CoSTORE | wwww:w000 | CoASHR other | AA |
| CoMOV | 00 | CoASHR + rnd \#data ${ }_{5}$ | B2 |
|  |  | CoASHR + rnd other | BA |

Table 30 MAC instruction function code (hexa) (Continued)

### 2.4 MAC instruction conventions

This section details the conventions used to describe the MAC instruction set.

### 2.4.1 Operands

| Operand | Description |
| :--- | :--- |
| opX | Specifies the immediate constant value of opX |
| $(\mathrm{opX})$ | Specifies the contents of opX |
| $\left(\mathrm{opX} \mathrm{n}_{\mathrm{n}}\right)$ | Specifies the contents of bit n of opX |
| $((\mathrm{opX}))$ | Specifies the contents of opX (i.e. opX is used as pointer to the actual operand) |
| rnd | plus $0000008000_{\mathrm{h}}$ |

### 2.4.2 Operations

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Diadic operations | (opX)<-- (opY) | (opY) |  | MOVED into (opX) |
|  | (opX) + (opY) | (opX) |  | ADDED to (opY) |
|  | (opX) - (opY) | (opY) | is | SUBTRACTED from (opX) |
|  | (opX) * (opY) | (opX) | is | MULTIPLIED by (opY) |
|  | (opX) <--> (opY) | (opY) | is | COMPARED against (opX) |
|  | opXIopY | (opX) | is | CONCATANATED to (opY) (LSW) |
|  | Max ((opX), (opY)) | MAXIMUM value between (opX) and (opY) |  |  |
|  | Min ((opX), (opY)) | MINIMUM value between (opX) and (opY) |  |  |
| Monadic Operations | (opX) << | (opX) | is | Logically SHIFTED Left |
|  | (opX) >> | (opX) | is | Logically SHIFTED Right |
|  | (opX) >> ${ }_{\text {a }}$ | (opX) | is | Arithmetically SHIFTED Right |
|  | Abs (opX) | ABSOLUTE value of (opX) |  |  |

### 2.4.3 Abbreviations

| Abbreviation | Description |
| :--- | :--- |
| C | Carry flag in the MSW register |
| MP | MP mode in the MCW register |
| MS | MS mode in the MCW register |
| MAE | 8 most significant bits of the accumulator (lowest byte of the MSW register) |

### 2.4.4 Data addressing modes

| Addressing mode | Description |
| :--- | :--- |
| "Rw", or "Rw" | General Purpose Registers (GPRs) where "n" and "m" are any value between 0 <br> and 15. |
| $[\ldots]:$. | Indirect word memory location |
| CoReg : | MAC-Unit Register (MSW, MAH, MAL, MAS, MRW, MCW) |
| ACC : | MAC Accumulator consisting of (lowest byte of MSW)\MAHMAL. |
| \#data $_{\mathrm{x}}:$ | Immediate constant (the number of significant bits is represented by ' x '). |

### 2.4.5 Instruction format

The instruction format is the same as that of the standard instruction set. In addition, the following new symbols are used:

| Instruction | Description |
| :--- | :--- |
| X | 4-bit IDX addressing mode encoding. (see following table) |
| :.qq9 | 3-bit GPR offset encoding for new GPR indirect with offset encoding. |
| rrrr:r... | 5-bit repeat field. |
| wwww:w... | 5-bit CoReg address for CoSTORE instructions. |
| ssss: | 4-bit immediate shift value. |
| ssss:s... | 5-bit immediate shift value. |


| Addressing Mode | 4-bit Encoding |
| :--- | :--- |
| IDX0 | $1_{\mathrm{h}}$ |
| IDX0 + | $2_{\mathrm{h}}$ |
| IDX0 - | $3_{\mathrm{h}}$ |
| IDX0 + QX0 | $4_{\mathrm{h}}$ |
| IDX0 - QX0 | $5_{\mathrm{h}}$ |
| IDX0 + QX1 | $6_{\mathrm{h}}$ |
| IDX0 - QX1 | $7_{\mathrm{h}}$ |
| IDX1 | $9_{\mathrm{h}}$ |
| IDX1 + | $\mathrm{A}_{\mathrm{h}}$ |
| IDX1 - | $\mathrm{B}_{\mathrm{h}}$ |
| IDX1 + QX0 | $\mathrm{C}_{\mathrm{h}}$ |
| IDX1 - QX0 | $\mathrm{D}_{\mathrm{h}}$ |
| IDX1 + QX1 | $\mathrm{E}_{\mathrm{h}}$ |
| IDX1 - QX1 | $\mathrm{F}_{\mathrm{h}}$ |


| GPR Offset | 3-bit Encoding |
| :--- | :--- |
| no-op | $1_{\mathrm{h}}$ |
| + | $2_{\mathrm{h}}$ |
| - | $3_{\mathrm{h}}$ |
| + QR0 | $4_{\mathrm{h}}$ |
| - QR0 | $5_{\mathrm{h}}$ |
| + QR1 | $6_{\mathrm{h}}$ |
| - QR1 | $7_{\mathrm{h}}$ |

Table 31 IDX Addressing Mode Encoding and GPR offset Encoding

### 2.4.6 Flag states

| Flag | Description |
| :--- | :--- |
| - | Unchanged |
| ${ }^{\star}$ | Modified |

### 2.4.7 Repeated instruction syntax

Repeatable instructions CoXXX are expressed as follows when repeated

| Repeat | \#data | times | $\operatorname{CoXXX} \ldots$ | or |
| :--- | :--- | :--- | :--- | :--- |
| Repeat | MRW | times | $\operatorname{CoXXX} \ldots$ |  |

When MRW is invoked, the instruction is repeated $\left(\mathrm{MRW}_{12-0}\right)+1$ times, therefore the maximum number of times an instruction can be repeated is $8192\left(2^{13}\right)$ times.
\#data ${ }_{5}$ is an integer value specifying the number of times an instruction is repeated, \#data ${ }_{5}$ must be less than 32. Therefore, CoXXX can only be repeated less than 32 times. When the MRW register is used in the repeat instruction, the 5-bit repeat field is set to 1.

### 2.4.8 Shift value

The shifter authorizes only 8 -bit left/right shifts. Shift values must be between $0-8$ (inclusive).

### 2.5 MAC instruction descriptions

Each instruction is described in a standard format. See "MAC instruction conventions" on page 144 for detailed information about the instruction conventions.

The MAC instruction set is divided into 5 functional groups:

- Multiply and Multiply-Accumulate Instructions
- 40-bit Arithmetic Instructions
- Shift Instructions
- Compare Instructions
- Transfer Instructions

The instructions are described in alphabetical order.

## CoABS

Group
Syntax
Operation
Syntax
Operation
Data Types
Result
Description

## MAC Flags

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoABS |  | No | A3 00 1A 00 | 4 |
| CoABS | $R w_{n}, R w_{m}$ | No | A3 nm CA 00 | 4 |
| CoABS | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | No | 93 Xm CA 0:0qqq | 4 |
| CoABS | $R w_{n},\left[R w_{m} \otimes\right]$ | No | 83 nm CA 0:0qqq | 4 |

## CoADD(2)

Group
Syntax
Operation
Syntax
Operation

Data Types
Result
Description

## MAC Flags

## Note

## Add

40-bit Arithmetic Instructions
CoADD op1, op2
(tmp) <-- (op2) $(\mathrm{op} 1)$ (ACC) <-- (ACC) + (tmp)

CoADD2op1, op2
(tmp) <-- 2 * (op2) (op1)
(ACC) <-- (ACC) + (tmp)
DOUBLE WORD
40-bit signed value
Adds a 40-bit operand to the 40-bit Accumulator contents and store the result in the accumulator. The 40 -bit operand results from the concatenation of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. " 2 " option indicates that the 40 -bit operand is also multiplied by two prior being added to ACC. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF $\mathrm{FFFF}_{\mathrm{h}}$ or FF 80000000 , respectively. This instruction is repeatable with indirect addressing modes and allows up to two parallel memory reads

| N | Z | C | SV | E |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

$N$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E Set if MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

The E-flag is set when the nine highest bits of the accumulator are not equal. The SV-flag is set, when a 40-bit arithmetic overflow/ underflow occurs.

## Addressing Modes

| Mnemonic | Rep | Format | By |  |
| :--- | :--- | :--- | :--- | :--- |
| CoADD | $R w_{n}, R w_{m}$ | No | A3 nm 0200 | 4 |
| CoADD2 | $R w_{n}, R w_{m}$ | No | A3 nm 42 00 | 4 |
| CoADD | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | $93 \times m 02$ rrrr:rqqq | 4 |
| CoADD2 | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | $93 \times m 42$ rrrr:rqqq | 4 |
| CoADD | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | 83 nm 02 rrrr:rqqq | 4 |
| CoADD2 | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | 83 nm 42 rrrr:rqqq | 4 |

## Examples

| CoADD R0, R1 | ; (ACC) <-- (ACC) + (R1) |
| :---: | :---: |
| (R0) |  |
| CoADD2 R2, [R6 | ; (ACC) <-- (ACC) + 2* ( ( R 6$)$ ) $(\mathrm{R} 2)$ ) |
|  | ; (R6) <-- (R6) + 2 |
| Repeat 3 times CoADD [IDX1+QX1], [R10+QR0] | ; (ACC) <-- (ACC) + ( ((R10)) |
|  |  |
|  | ; (R10) <-- (R10) + (QR0) |
|  | ; (IDX1) <-- (IDX1) + (QX1) |
| Repeat MRW times CoADD2 R4, [R8-QR1] | ; (ACC) <-- (ACC) + 2*( ((R8)) |
|  |  |
|  | ; (R8) <-- (R8) - (QR1) |

## Addition Examples

| Instr. | MS | op 1 | op 2 | ACC (before) | ACC (after) | N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CoADD | x | 0000h | $\mathrm{FFFF}_{\mathrm{h}}$ | $0001000000_{h}$ | $0000 F F 0000_{\text {h }}$ | 0 | 0 | 1 | - | 0 | - |
| CoADD2 | x | $0^{0000}{ }_{\text {h }}$ | 0200h | $0003000000_{h}$ | $0007000000_{\text {h }}$ | 0 | 0 | 0 |  | 0 |  |
| CoADD | 0 | $0000{ }_{\text {h }}$ | $4000{ }_{\text {h }}$ | 7F BFFF $\mathrm{FFFF}_{\mathrm{h}}$ | 7F FFFF FFFF ${ }_{\text {h }}$ | 0 | 0 | 0 |  | 1 |  |
| CoADD | 0 | 0001 ${ }_{\text {h }}$ | $4000{ }_{\text {h }}$ | 7F BFFF $\mathrm{FFFF}_{\text {h }}$ | $8000000000_{h}$ | 1 | 0 | 0 | 1 | 1 |  |
| CoADD | 0 | $\mathrm{FFFF}_{\mathrm{h}}$ | $\mathrm{FFFF}_{\mathrm{h}}$ | FF FFFFFFFFF ${ }_{\text {h }}$ | FF FFFF FFFEE | 1 | 0 | 1 | - | 0 |  |
| CoADD | 0 | $\mathrm{FFFF}_{\mathrm{h}}$ | $\mathrm{FFFF}_{\mathrm{h}}$ | $0000000001_{h}$ | $0000000000{ }_{\text {h }}$ | 0 | 1 | 1 | - | 0 |  |
| CoADD | 0 | $\mathrm{FFFF}_{\mathrm{h}}$ | $\mathrm{FFFF}_{\mathrm{h}}$ | $8000000000_{h}$ | 7F FFFF FFFF ${ }_{\text {h }}$ | 0 | 0 | 1 | 1 | 1 | - |
| CoADD2 | 0 | 0001 ${ }_{\text {h }}$ | $2000{ }_{\text {h }}$ | FF C000 0001 h | $0000000003_{\text {h }}$ | 0 | 0 | 1 | - | 0 |  |
| CoADD2 | 0 | $0001{ }_{\text {h }}$ | $1800{ }_{\text {h }}$ | FF C000 0001h | FF F000 $0003{ }_{h}$ | 1 | 0 | 0 | - | 0 |  |
| CoADD | 0 | B4A1 ${ }_{\text {h }}$ | 73 C 2 h | $007241 \mathrm{AOC3}_{\mathrm{h}}$ | 00 E604 5564h | 0 | 0 | 0 | - | 1 |  |
|  | 1 |  |  |  | 007 7FFF FFFF ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | 1 |
| CoADD | 0 | B4A1 ${ }_{\text {h }}$ | A3C2h | FF $8241 \mathrm{AOC3}_{\mathrm{h}}$ | FF 2604 5564h | 1 | 0 | 1 | - | 1 |  |
|  | 1 |  |  |  | FF $80000000_{\text {h }}$ | 1 | 0 | 1 | - | 0 | 1 |
| CoADD | 0 | B4A1 ${ }_{\text {h }}$ | $73 \mathrm{C} 2_{\mathrm{h}}$ | 7F B241 $\mathrm{A0C3}_{\mathrm{h}}$ | 8026045564 h | 1 | 0 | 0 | 1 | 1 | - |
| CoADD | 0 | B4A1 ${ }_{\text {h }}$ | A3C2h | $800241 \mathrm{AOC3}_{\mathrm{h}}$ | $7 \mathrm{~F} \mathrm{A604} \mathrm{5564h}$ | 0 | 0 | 1 | 1 | 1 |  |

CoASHR

Group
Syntax

Operation

Data Types
Result
Description

## Accumulator Arithmetic Shift Right with Optional Round

Shift Instructions
CoASHRop1
CoASHRop1, rnd
(count) <-- (op1)
(C) <-- 0

DO WHILE (count) $\neq 0$
$\left(\mathrm{ACC}_{\mathrm{n}}\right)<--\left(\mathrm{ACC}_{n+1}\right) \quad[\mathrm{n}=0-38]$
(count) <-- (count) -1
END WHILE
IF (rnd) THEN
$(A C C)<--(A C C)+00008000_{\text {H }}$
(MAL) <-- 0
END IF
ACCUMULATOR
40-bit signed value
Arithmetically shifts the ACC register right by as many times as specified by the operand op1. To preserve the sign of the ACC register, the most significant bits of the result are filled with sign 0 if the original most significant bit was a 0 or with sign 1 if the original most significant bit was 1 . Only shift values between 0 and 8 are allowed. "op1" can be either a 5 -bit unsigned immediate data, or the least significant 5 bits (considered as unsigned data) of any register directly or indirectly addressed operand. Without "rnd" option, the MS bit of the MCW register does not affect the result. While with "rnd" option and if the MS bit is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 007 FFF FFFF $_{h}$ or FF 8000 $0000_{h}$, respectively. This instruction is repeatable when "op 1 " is not an immediate operand.

## MAC Flags


$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry is generated (rnd). Cleared otherwise.
SV Set if an arithmetic overflow occurred (rnd). Not affected otherwise.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated (rnd). Not affected otherwise

## Addressing Modes

| Mnemonic | Rep | Format | Bytes |  |
| :--- | :--- | :--- | :--- | :--- |
| CoASHR | $R w_{n}$ | Yes | A3 nn AA rrrr:r000 | 4 |
| CoASHR | $R w_{n}, r n d$ | Yes | A3 nn BA rrrr:r000 | 4 |
| CoASHR | $\# d a t a_{5}$ | No | A3 00 A2 ssss:s000 | 4 |
| CoASHR | $\# d a a_{5}$, rnd | No | A3 00 B2 ssss:s000 | 4 |
| CoASHR | $\left[R w_{m} \otimes\right]$ | Yes | 83 mm AA rrrr:rqqq | 4 |
| CoASHR | $\left[R w_{m} \otimes\right]$, rnd | Yes | 83 mm BA rrrr:rqqq | 4 |

## Examples

| CoASHR | \#3, rnd | ; (ACC) <-- (ACC) >>a $3+$ rnd |
| :---: | :---: | :---: |
| CoASHR | R3 | ; $(\mathrm{ACC})<--(\mathrm{ACC}) \gg \mathrm{a}(\mathrm{R} 3)_{4-0}$ |
| CoASHR | [R10-QR0] | ; (ACC) <-- (ACC) >>a ((R10) $)_{4-0}$ |
|  |  | ; (R10) <-- (R10) - (QR0) |

## CoCMP

## Group

Syntax
Operation

## Data Types

Description

## Compare

Compare Instructions
CoCMP op1, op2
tmp <-- (op2) <br>(op1)
(ACC) <--> (tmp)
DOUBLE WORD
Subtracts a 40-bit signed operand from the 40-bit Accumulator content and update the N, Z and C flags contained in the MSW register leaving the accumulator unchanged. The 40-bit operand results from the concatenation, "l", of the two source operands op1 (LSW) and op2 (MSW) which is then sign-extended. The MS bit of the MCW register does not affect the result. This instruction is not repeatable and allows up to two parallel memory reads.

| $\mathbf{N}$ | $\mathbf{Z}$ |  | C | SV | E |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | SL |  |  |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
SV Not affected.
E Not affected.
SL Not affected.

## Addressing Modes

| Mnemonic | Rep | Format | Bytes |  |
| :--- | :--- | :--- | :--- | :--- |
| CoCMP | $R w_{n}, R w_{m}$ | No | A3 nm C2 00 | 4 |
| CoCMP | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | No | 93 Xm C2 0:0qqq | 4 |
| CoCMP | $R w_{n},\left[R w_{m} \otimes\right]$ | No | $83 \mathrm{~nm} \mathrm{C2} \mathrm{0:0qqq}$ | 4 |

## Examples

CoCMP [IDX1+QX0], [R11+QR1] ; MSW(N,Z,C)<--(ACC) - ((R11))<br>((IDX1))
; (R11) <-- (R11) + (QR1)
; (IDX1) <-- (IDX1) + (QX0)
CoCMP R1, [R2-]
; MSW(N,Z,C) <-- (ACC) - ((R2)) <br>(R1)
; (R2) <-- (R2) - 2
CoCMP R2, R5 ; MSW (N,Z,C) <-- (ACC) - (R5) <br>(R2)

## CoLOAD(2)(-)

## Group

Syntax
Operation

## Syntax

Operation

## Syntax

Operation

## Syntax

Operation

## Data Types

Result
Description

## MAC Flags

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | - | $*$ | $*$ |

N Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
SV Not affected.
E Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :---: | :---: | :---: | :---: | :---: |
| CoLOAD | $R w_{n}, R w_{m}$ | No | A3 nm 2200 | 4 |
| CoLOAD- | $R w_{n}, R w_{m}$ | No | A3 nm 2A 00 | 4 |
| CoLOAD2 | $R w_{n}, R w_{m}$ | No | A3 nm 6200 | 4 |
| CoLOAD2- | $R w_{n}, R w_{m}$ | No | A3 nm 6A 00 | 4 |
| CoLOAD | $\left[I D X_{i} \otimes\right],\left[R w_{m}{ }^{\otimes}\right]$ | No | 93 Xm 22 0:0qqq | 4 |
| CoLOAD- | $\left[I D X_{i} \otimes\right],\left[R w_{m}{ }^{\otimes}\right]$ | No | $93 \mathrm{Xm} 2 \mathrm{~A} 0: 0 \mathrm{qqq}$ | 4 |
| CoLOAD2 | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | No | 93 Xm 62 0:0qqq | 4 |
| CoLOAD2- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | No | $93 \mathrm{Xm} 6 \mathrm{~A} 0: 0 \mathrm{qqq}$ | 4 |
| CoLOAD | $R w_{n},\left[R w_{m} \otimes\right]$ | No | 83 nm 22 0:0qq9 | 4 |
| CoLOAD- | $R w_{n},\left[R w_{m} \otimes\right]$ | No | $83 \mathrm{~nm} 2 \mathrm{~A} 0: 0 \mathrm{qqq}$ | 4 |
| CoLOAD2 | $R w_{n},\left[R w_{m} \otimes\right]$ | No | 83 nm 62 0:0qqq | 4 |
| CoLOAD2- | $R w_{n},\left[R w_{m}{ }^{\otimes}\right]$ | No | $83 \mathrm{~nm} 6 \mathrm{~A} 0: 0 \mathrm{qqq}$ | 4 |

## CoMAC(R/-)

## Group

## Syntax

Operation

## Syntax

## Operation

Syntax
Operation

## Syntax

Operation

## Syntax

## Operation

## Multiply-Accumulate \& Optional Round

Multiply/Multiply-Accumulate Instructions
CoMAC op1, op2
IF (MP = 1) THEN $\left(\right.$ tmp) $<--\left((\mathrm{op} 1)^{*}(\mathrm{op} 2)\right) \ll 1$ (ACC) $<--(A C C)+(t m p)$
ELSE

$$
(t m p)<--(o p 1)^{*}(o p 2)
$$

$$
(A C C)<--(A C C)+(\text { tmp })
$$

## END IF

CoMAC op1, op2, rnd
IF (MP = 1) THEN $\left(\right.$ tmp) $<--\left((\text { op1 })^{*}(\mathrm{op} 2)\right) \ll 1$ (ACC) $<--(A C C)+(t m p)+0000008000_{h}$
ELSE
(tmp) <-- (op1) * (op2)
(ACC) $<--(A C C)+(t m p)+0000008000_{h}$
END IF
(MAL) <-- 0
CoMAC- op1, op2
IF (MP = 1) THEN $\left(\right.$ tmp) $<--\left((\mathrm{op} 1)^{*}(\mathrm{op} 2)\right) \ll 1$ (ACC) <-- (ACC) - (tmp)
ELSE
(tmp) <-- (op1) * (op2)

$$
(\mathrm{ACC})<-(\mathrm{ACC})-(\mathrm{tmp})
$$

## END IF

CoMACR op1, op2
IF (MP = 1) THEN $\left(\right.$ tmp) $<--\left((\mathrm{op} 1)^{*}(\mathrm{op} 2)\right) \ll 1$ (ACC) <-- (tmp) - (ACC)
ELSE

$$
(t m p)<--(o p 1)^{*}(o p 2)
$$

END IF

$$
(\mathrm{ACC})<--(\text { tmp })-(\mathrm{ACC})
$$

CoMACR op1, op2, rnd
IF (MP = 1) THEN
(tmp) <-- ((op1) * (op2)) $\ll 1$ (ACC) $<--($ tmp $)-(A C C)+0000008000_{h}$
ELSE

Data Types
Result
Description

## MAC Flags

$$
\begin{aligned}
& (\mathrm{tmp})<--(\mathrm{op} 1)^{*}(\mathrm{op} 2) \\
& (\mathrm{ACC})<--(\mathrm{tmp})-(\mathrm{ACC})+0000008000_{\mathrm{h}}
\end{aligned}
$$

END IF
(MAL) <-- 0
DOUBLE WORD
40-bit signed value
Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32 -bit product is first sign-extended, then the condition MP flag is set, it is one-bit left shifted, then it is optionally negated prior being added/subtracted to/from the 40-bit ACC register content. Finally, the obtained result is optionally rounded before being stored in the 40-bit ACC register. The "-" option is used to negate the specified product, the "R" option is used to negate the accumulator content, and finally the "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.

E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMAC | $R w_{n}, R w_{m}$ | No | A3 nm D0 00 | 4 |
| CoMAC- | $R w_{n}, R w_{m}$ | No | A3 nm E0 00 | 4 |
| CoMAC | $R w_{n}, R w_{m}$, rnd | No | A3 nm D1 00 | 4 |
| CoMACR | $R w_{n}, R w_{m}$ | No | A3 nm F0 00 | 4 |
| CoMACR | $R w_{n}, R w_{m}$, rnd | No | A3 nm F1 00 | 4 |
| CoMAC | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm D0 rrrr:rqqq | 4 |
| CoMAC- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm E0 rrrr:rqqq | 4 |
| CoMAC | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd Yes | 93 Xm D1 rrrr:rqqq | 4 |  |
| CoMACR | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm F0 rrrr:rqqq | 4 |
| CoMACR | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd | Yes | 93 Xm F1 rrrr:rqqq | 4 |
| CoMAC | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | $83 n m$ D0 rrrr:rqqq | 4 |
| CoMAC- | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | $83 n m$ E0 rrrr:rqqq | 4 |
| CoMAC | $R w_{n},\left[R w_{m} \otimes\right]$, rnd | Yes | $83 n m$ D1rrrr:rqqq | 4 |
| CoMACR | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | $83 n m$ F0 rrrr:rqqq | 4 |
| CoMACR | $R w_{n},\left[R w_{m} \otimes\right]$, rnd | Yes | $83 n m$ F1 rrrr:rqqq | 4 |

## Examples

CoMAC
CoMAC-
R3, R4, rnd

$$
;(A C C)<--(A C C)+(R 3)^{*}(R 4)+\text { rnd }
$$

R2, [R6+]
; (ACC) <-- (ACC) - (R2)*((R6))
; (R6) <-- (R6) + 2
CoMAC [IDX0+QX0], [R11+QR0] ; (ACC) <-- (ACC) + ((IDX0))*((R11))

$$
;(\text { R11 })<--(R 11)+(Q R 0)
$$

$$
; \text { (IDXO) <-- (IDXO) + (QXO) }
$$

Repeat 3 times CoMAC [IDX1-QX1], [R9+QR1] ; (ACC) <-- (ACC) + ((IDX1))* $((\mathrm{R9}))$

$$
;(\mathrm{R} 9)<--(\mathrm{R} 9)+(\mathrm{QR} 1)
$$

; (IDX1) <-- (IDX1) - (QX1)

Repeat MRW times CoMAC- R3, [R7-QR0] ; (ACC) <-- (ACC) - (R3)* ((R7))
; (R7) <-- (R7) - (QRO)
CoMACR [IDX1], [R4+], rnd ; (ACC) <-- ((IDX1))*((R4)) - (ACC) + rnd ; (R4) <-- (R4) + 2
CoMAC(R)u(-)
Group
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Data Types
ResultDescription
MAC Flags
$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format |  |
| :---: | :---: | :---: | :---: | :---: |
| ComACu | $R w_{n}, R w_{m}$ | No | A3 nm 1000 | 4 |
| CoMACu- | $R w_{n}, R w_{m}$ | No | A3 nm 2000 | 4 |
| CoMACu | $R w_{n}, R w_{m}$, rnd | No | A3 nm 1100 |  |
| CoMACRu | $R w_{n}, R w_{m}$ | No | A3 nm 3000 |  |
| CoMACRu | $R w_{n}, R w_{m}$, rnd | No | A3 nm 3100 | 4 |
| CoMACu | $\left[I D X_{i} \otimes\right],\left[\mathrm{Rw}_{\mathrm{m}}{ }^{\otimes}\right]$ | Yes | 93 Xm 10 rrrr:rqqq | 4 |
| CoMACu- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 20 rrrr:rqqq | 4 |
| ComACu | $\left[I D X_{i} \otimes\right.$ ], $\left[R w_{m} \otimes\right]$, rnd | Yes | 93 Xm 11 rrrr:rqqq |  |
| CoMACRu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 30 rrrr:rqqq | 4 |
| CoMACRu | $\left[I D X_{i} \otimes\right.$ ], $\left[R w_{m} \otimes\right]$, rnd | Yes | 93 Xm 31 rrrr:rqqq | 4 |
| ComACu | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | 83 nm 10 rrrr :rqqq | 4 |
| CoMACu- | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | 83 nm 20 rrrr:rqqq | 4 |
| CoMACu | $R w_{n},\left[R w_{m} \otimes\right]$, nd | Yes | 83 nm 11 rrrr:rqqa | 4 |
| CoMACRu | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | 83 nm 30 rrrr :rqqq | 4 |
| CoMACRu | $R w_{n},\left[R w_{m} \otimes\right]$, rnd | Yes | 83 nm 31 rrrr:rqqq |  |

## Examples

CoMACu R5, R8, rnd ; (ACC) <-- (ACC) + (R5)* $($ R8 $)+$ rnd
CoMACu-
CoMACu
R2, [R7] ; (ACC) <-- (ACC) - (R2)*((R7))
[IDX0-QX0], [R11-QR0] ; (ACC) <-- (ACC) + ((IDX0))* ((R11))
; (R11) <-- (R11) - (QRO)
; (IDXO) <-- (IDXO) - (QX0)
Repeat 3 times CoMACu [IDX1+], [R9-] ; (ACC) <-- (ACC) + ((IDX1))*((R9))

$$
\text { ; (R9) <-- (R9) - } 2
$$

$$
;(\text { IDX1 })<- \text { (IDX1) }+2
$$

Repeat MRW times CoMACu-R3, [R7-QR0] ; (ACC) <-- (ACC) - (R3)* ((R7))
; (R7) <-- (R7) - (QR0)
CoMACRu
[IDX1-QX0], [R4], rnd ; (ACC) <-- ((IDX1))*((R4))-(ACC)+ rnd
; (IDX1) <-- (IDX1) - (QX0)

## CoMAC(R)us(-)

## Group

## Syntax

Operation

## Syntax

## Operation

## Syntax

Operation

## Syntax

Operation

## Syntax

Operation

Data Types
Result
Description

## Mixed Multiply-Accumulate \& Optional Round

Multiply/Multiply-Accumulate Instructions

> CoMACus op1, op2
> $($ tmp $)<--(\text { op1 })^{*}(\mathrm{op} 2)$
> $($ ACC $)<--(A C C)+(t m p)$

CoMACus op1, op2, rnd
(tmp) <-- (op1) * (op2)
(ACC) $<--($ ACC $)+(t m p)+0000008000_{h}$
(MAL) <-- 0
CoMACus- op1,op2
(tmp) <-- (op1) * (op2)
(ACC) <-- (ACC) - (tmp)
CoMACRus op1,op2
(tmp) <-- (op1) * (op2)
(ACC) <-- (tmp) - (ACC)
CoMACRus op1, op2, rnd
(tmp) <-- (op1) * (op2)
(ACC) $<-$ (tmp) $-(\mathrm{ACC})+0000008000_{\mathrm{h}}$
(MAL) <-- 0
DOUBLE WORD
40-bit signed value
Multiplies the two unsigned and signed 16-bit source operands "op1" and "op2", respectively. The obtained signed 32 -bit product is first sign-extended, and then, it is optionally negated prior being added/ subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. "-" option is used to negate the specified product, " $R$ " option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

## MAC Flags

| N | Z | C | SV | E |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.

Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format |  |
| :---: | :---: | :---: | :---: | :---: |
| omACus | $R w_{n}, R w_{m}$ | No | A3 nm 9000 | 4 |
| ComACus- | $R w_{n}, R w_{m}$ | No | A3 nm A0 00 |  |
| ComACus | $R w_{n}, R w_{m}$, | No | A3 nm 9100 |  |
| ComACRus | $R w_{n}, R w_{m}$ | No | A3 nm B0 00 |  |
| CoMACRus | $R w_{n}, R w_{m}$, rnd | No | A3 nm B1 00 |  |
| ComACus | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 90 rrrr:rqqq | 4 |
| CoMACus- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm A0 rrrr:rqqq |  |
| CoMACus | [IDX ${ }_{\mathrm{i}} \otimes$ ], $\left[R \mathrm{w}_{\mathrm{m}} \otimes\right.$ ], | es | 93 Xm 91 rrrr:rqqq |  |
| CoMACRus | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm B0 rrrr:rqqq |  |
| ComACRus | $\left[I D X_{i} \otimes\right.$ ], $\left[R w_{m} \otimes\right]$, rnd | Yes | 93 Xm B1 rrrr:rqqq |  |
| ComACus | $R w_{n},\left[R w_{m}{ }^{\otimes}\right]$ | Yes | 83 nm 90 rrrr:rqqa |  |
| ComACus- | $R w_{n},\left[R w_{m}{ }^{\otimes}\right]$ | Yes | 83 nm A0 rrrr:rqqa | 4 |
| CoMACus | $R w_{n},\left[R w_{m} \otimes\right]$, nd | Yes | 83 nm 91 rrrr:rqqa | 4 |
| ComACRus | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | 83 nm B0 rrrr:rqqq |  |
| ComACRus | $R w_{n},\left[R w_{m} \otimes\right]$, rnd | Yes | 83 nm B1 rrrr:rqqq |  |

## Examples

| ComACus | R5, R8, rnd | ; (ACC) <-- (ACC) + (R5)* ${ }^{\text {( } 88)+ \text { rnd }}$ |
| :---: | :---: | :---: |
| CoMACus- | R2, [R7] | ; (ACC) <-- (ACC) - (R2)*((R7)) |
| ComACus | [IDX0 - QX0], [R11-QR0] | $\begin{aligned} & \left.(\text { (ACC })<--(\text { (ACC })+((\text { IDXO }))^{*}(\text { (R11 })\right) \\ & \text { (R11) <-- (R11) - (QRO) } \\ & \text { (IDXO) <-- (IDXO) }-(\text { QXO }) \end{aligned}$ |
| Repeat 3 times | CoMACus[IDX1+], [R9-] | $\begin{aligned} & ;(\text { (ACC })<--(\text { (ACC })+((\text { IDX1 }))^{*}((\mathrm{R} 9)) \\ & ;(\text { R9 })<--(\text { (R9) }-2 \\ & ;(\text { IDX1) }<- \text { (IDX1) }+2 \end{aligned}$ |

Repeat MRW times CoMACus- R3, [R7-QR0] ; (ACC) <-- (ACC) - (R3)* ((R7))
; (R7) <-- (R7) - (QR0)

CoMACRus
[IDX1-QX0], [R4], rnd ;(ACC) <-- ((IDX1))*((R4))-(ACC)+rnd ; (IDX1) <-- (IDX1) - (QX0)

## CoMAC(R)su(-)

## Group

## Syntax

Operation

## Syntax

## Operation

## Syntax

Operation

## Syntax

Operation

## Syntax

Operation

Data Types
Result
Description

## Mixed Multiply-Accumulate \& Optional Round

Multiply/Multiply-Accumulate Instructions

> CoMACsu op1, op2
> $($ tmp $)<--(\text { op1 })^{*}(\mathrm{op} 2)$
> $($ ACC $)<--($ ACC $)+(t m p)$

CoMACsu op1, op2, rnd
(tmp) <-- (op1) * (op2)
(ACC) $<--($ ACC $)+($ tmp $)+0000008000_{h}$
(MAL) <-- 0
CoMACsu- op1, op2
(tmp) <-- (op1) * (op2)
(ACC) <-- (ACC) - (tmp)
CoMACRsu op1, op2
(tmp) <-- (op1) * (op2)
(ACC) <-- (tmp) - (ACC)
CoMACRsu op1, op2, rnd
(tmp) <-- (op1) * (op2)
(ACC) $<-$ (tmp) $-(\mathrm{ACC})+0000008000_{\mathrm{h}}$
(MAL) <-- 0
DOUBLE WORD
40-bit signed value
Multiplies the two signed and unsigned 16-bit source operands "op1" and "op2", respectively. The obtained signed 32 -bit product is first sign-extended, and then, it is optionally negated prior being added/ subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40-bit ACC register. The result is never affected by the MP mode flag contained in the MCW register. "-" option is used to negate the specified product, " $R$ " option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and allows up to two parallel memory reads.

## MAC Flags

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

N Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :---: | :---: | :---: | :---: | :---: |
| ComACsu | $R w_{n}, R w_{m}$ | No | A3 nm 5000 | 4 |
| ComACsu- | $R w_{n}, R w_{m}$ | No | A3 nm 6000 | 4 |
| CoMACsu | $R w_{n}, R w_{m}$, rnd | No | A3 nm 5100 | 4 |
| ComACRsu | $R w_{n}, R w_{m}$ | No | A3 nm 7000 | 4 |
| ComACRsu | $R w_{n}, R w_{m}$, rnd | No | A3 nm 7100 | 4 |
| CoMACsu | $\left[I D X_{i} \otimes\right],\left[R w_{m}{ }^{\otimes}\right]$ | Yes | 93 Xm 50 rrrr:rqqa | 4 |
| CoMACsu- | $\left[I D X_{i} \otimes\right],\left[R w_{m}{ }^{\otimes}\right]$ | Yes | 93 Xm 60 rrrr:rqqa | 4 |
| ComACsu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd |  | 93 Xm 51 rrrr:rqqa | 4 |
| ComACRsu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 70 rrrr:rqqa | 4 |
| CoMACRsu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd | Yes | 93 Xm 71 rrrr:rqqa | 4 |
| ComACsu | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | $83 \mathrm{~nm} 50 \mathrm{rrrr} \mathrm{rqqq}{ }^{\text {d }}$ | 4 |
| ComACsu- | $R w_{n},\left[R w_{m}{ }^{\otimes}\right]$ | Yes | 83 nm 60 rrrr rqqq | 4 |
| ComACsu | $R w_{n},\left[R w_{m} \otimes\right]$, rnd | Yes | 83 nm 51 rrrr:rqqq | 4 |
| CoMACRsu | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | 83 nm 70 rrrr rqqqq | 4 |
| CoMACRsu | $R w_{n},\left[R w_{m} \otimes\right]$, nd | Yes | 83 nm 71 rrrr:rqqq | 4 |

## Examples

| ComACsu | R5, R8, rnd | ; (ACC) <-- (ACC) + (R5)* ${ }^{*}$ (R8) + rnd |
| :---: | :---: | :---: |
| CoMACsu- | R2, [R7] | ; (ACC) <-- (ACC) - (R2)*((R7)) |
| ComACsu | [IDX0-QX0], [R11-QR0] | $\begin{aligned} & ;(\text { (ACC })<--(\text { (ACC })+((\text { IDXO }))^{*}((\text { R11 })) \\ & ;(\text { R11 })<--(\text { R11 })-(\text { QR0 }) \end{aligned}$ |
|  |  | ; (IDX0) <-- (IDXO) - (QX0) |
| Repeat 3 times | CoMACsu [IDX1+], [R9-] | $;($ ACC) <-- (ACC) + ((IDX1))* $($ (R9) ) |
|  |  | ; (R9) <-- (R9) - 2 |
|  |  | ; (IDX1) <-- (IDX1) + 2 |

Repeat MRW times
CoMACRsu
CoMACsu- R3, [R7-QR0] ; (ACC) <-- (ACC) - (R3)* ((R7))
; (R7) <-- (R7) - (QRO)
[IDX1 - QX0], [R4], rnd $\quad ;($ ACC $)<--((I D X 1))^{*}((\mathrm{R} 4))-(\mathrm{ACC})$
; (IDX1) <-- (IDX1) - (QX0)

## CoMACM(R/-)

## Multiply-Accumulate

## Parallel Data Move \& Optional Round

## Group

Syntax
Operation

## Syntax

Operation

## Syntax

Operation

Syntax
Operation

Multiply/Multiply-Accumulate Instructions
CoMACM op1,op2
IF (MP = 1) THEN
$($ tmp $)<--((\mathrm{op} 1))^{*}((\mathrm{op} 2)) \ll 1$
(ACC) <-- (ACC) + (tmp)
ELSE
$(\mathrm{tmp})<--((\mathrm{op} 1))^{*}((\mathrm{op} 2))$
(ACC) <-- (ACC) + (tmp)
END IF
$\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}(-\otimes)\right)\right)$ <-- $\left(\left(\mathrm{IDX}_{\mathrm{i}}\right)\right)$
CoMACM op1, op2, rnd
IF (MP = 1) THEN
$($ tmp $)<--((\mathrm{op} 1))^{\star}((\mathrm{op} 2)) \ll 1$
$(A C C)<--(A C C)+(t m p)+0000008000_{h}$
ELSE
$($ tmp $)<--((\mathrm{op} 1))^{*}((\mathrm{op} 2))$
$(A C C)<--(A C C)+(t m p)+0000008000_{h}$
END IF
(MAL) <-- 0
$\left(\left(\right.\right.$ IDX $\left.\left._{i}(-\otimes)\right)\right) \leftarrow\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}\right)\right)$
CoMACM- op1, op2
IF (MP = 1) THEN
(tmp) $<--((\mathrm{op} 1))^{\star}((\mathrm{op} 2)) \ll 1$
(ACC) <-- (ACC) - (tmp)
ELSE
(tmp) <-- ((op1))*((op2))
(ACC) <-- (ACC) - (tmp)
END IF
$\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}(-\otimes)\right)\right)<--\left(\left(\mathrm{IDX}_{\mathrm{i}}\right)\right)$
CoMACMR op1,op2
IF (MP = 1) THEN
$($ tmp $)<--((\mathrm{op} 1))^{*}((\mathrm{op} 2)) \ll 1$
(ACC) <-- (tmp) - (ACC)
ELSE
(tmp) <-- ((op1))*((op2))
(ACC) <-- (tmp) - (ACC)
END IF

$$
\left(\left(\text { IDX }_{\mathrm{i}}(-\otimes)\right)\right)<--\left(\left(\mathrm{IDX}_{\mathrm{i}}\right)\right)
$$

## Syntax

Operation

## Data Types

## Result

Description

## MAC Flags

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.

C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMACM | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm D8 rrrr:rqqq | 4 |
| CoMACM- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm E8 rrrr:rqqq | 4 |
| CoMACM | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd | Yes | 93 Xm D9 rrrr:rqqq | 4 |
| CoMACMR | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm F8 rrrr:rqqq | 4 |
| CoMACMR | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd | Yes | 93 Xm F9 rrrr:rqqq | 4 |

## Examples

| CoMACM [IDX1+QX0],[R10+QR1], rnd | $\begin{aligned} & ;\left(\text { (ACC) <-- (ACC) + ((IDX1)) }{ }^{\star}((\mathrm{R} 10))+\right.\text { rnd } \\ & ;(\text { R10) <-- (R10) + (QR1) } \\ & ;(((\text { IDX1)-(QX0)) ) <-- ((IDX1)) } \\ & ; \text { (IDX1) <-- (IDX1) + (QX0) } \end{aligned}$ |
| :---: | :---: |
| Repeat 3 times CoMACM [IDX0-QX0], [R8+QR0] |  |
| Repeat MRW times CoMACM- [IDX1+QX1], [R7-QR0] | $\begin{aligned} & ;\left(\text { (ACC) <-- (ACC) }-((\text { IDX1 }))^{\star}((\text { R7 }))\right. \\ & ;(\text { R7 }<--(\text { R7 })-(\text { QR0 }) \\ & ;((\text { (IDX1) }-(\text { QX1)) ) <-- ((IDX1)) } \\ & ;(\text { (IDX1) <-- (IDX1) + (QX1) } \end{aligned}$ |

CoMACM(R)u(-) Unsigned Multiply-Accumulate
Parallel Data Move \& Optional Round
Group
Syntax
Operation
Multiply/Multiply-Accumulate Instructions
CoMACMu ..... op1, op2
$($ tmp) <-- ((op1))* $((\mathrm{op} 2))$(ACC) <-- (ACC) + (tmp)

$$
\left(\left(\text { IDX }_{i}(-\otimes)\right)\right)<--\left(\left(\text { IDX }_{i}\right)\right)
$$

Syntax
Operation
Syntax
Operation
Syntax
Operation
Syntax
Operation
Data Types
Result
Description

```
\((\) tmp \()<--((o p 1))^{*}((\mathrm{op} 2))\)
(ACC) \(<--(\) ACC \()+(\) tmp \()+0000008000_{h}\)
(MAL) <-- 0
\(\left(\left(\right.\right.\) IDX \(\left.\left._{\mathrm{i}}(-\otimes)\right)\right)<--\left(\left(\mathrm{IDX}_{\mathrm{i}}\right)\right)\)
```

CoMACMu- op1, op2
(tmp) <-- ((op1)) ${ }^{*}((\mathrm{op} 2))$
(ACC) <-- (ACC) - (tmp) $\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}(-\otimes)\right)\right)$ <-- ((IDX $\left.\left.{ }_{\mathrm{i}}\right)\right)$

CoMACMRu op1, op2
(tmp) <-- ((op1))* ${ }^{*}((\mathrm{op} 2))$
(ACC) <-- (tmp) - (ACC)
$\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}(-\otimes)\right)\right)<--\left(\left(\mathrm{IDX}_{\mathrm{i}}\right)\right)$
CoMACMRu op1, op2, rnd
$($ tmp $)<--((\mathrm{op} 1))^{*}((\mathrm{op} 2))$
(ACC) <-- (tmp) $-($ ACC $)+0000008000_{h}$
(MAL) <-- 0
$\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}(-\otimes)\right)\right)<--\left(\left(\mathrm{IDX}_{\mathrm{i}}\right)\right)$
DOUBLE WORD
40-bit signed value
Multiplies the two signed 16-bit source operands "op1" and "op2". The unsigned 32 -bit product is first zero-extended, then optionally negated prior being added/subtracted to/from the 40 -bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40 -bit ACC register. "-" option is used to negate the specified product, " $R$ " option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and performs two parallel memory
reads. In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX $_{i}$ overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on $\mathrm{IDX}_{\mathrm{i}}$, as illustrated by the following table

| Addressing Mode | Overwritten Address |
| :---: | :---: |
| [IDX ${ }_{\text {] }}$ | (no change) |
| $\left[\mathrm{IDX}_{\mathrm{i}}+\right]$ | (IDX) ${ }^{\text {i }}$ - |
| [IDX ${ }_{\text {i }}$ ] | $\left(\mathrm{IDX}_{\mathrm{i}}\right)+2$ |
| $\left[I D X_{i}+\mathrm{QX}_{\mathrm{j}}\right]$ | $\left(\mathrm{IDX}_{\mathrm{i}}\right)-\left(\mathrm{QX}_{\mathrm{j}}\right)$ |
| $\left[I D X_{i}-\mathrm{QX}_{\mathrm{j}}\right]$ | $\left(\mathrm{IDX}_{\mathrm{i}}\right)+\left(\mathrm{QX}_{\mathrm{j}}\right)$ |

## MAC Flags

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMACMu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 18 rrrr:rqqq | 4 |
| CoMACMu- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 28 rrrr:rqqq | 4 |
| CoMACMu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, nd | Yes | 93 Xm 19 rrrr:rqqq | 4 |
| CoMACMRu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 38 rrrr:rqqq | 4 |
| CoMACMRu $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, nd | Yes | 93 Xm 39 rrrr:rqqq | 4 |  |

## Examples

CoMACMu
[IDX1+QX0], [R10+QR1], rnd $\quad ;(\operatorname{ACC})<--(A C C)+((I D X 1)) *((R 10))+$ rnd ; (R10) <-- (R10) + (QR1)
; ( ((IDX1) - (QXO)) ) <-- ((IDX1))
; (IDX1) <-- (IDX1) + (QX0)
; (ACC) <-- (ACC) + ((IDX0))* ((R8))
; (R8) <-- (R8) + (QR0)
; ( ((IDXO) + (QXO)) ) <-- ((IDXO))
; (IDXO) <-- (IDXO) - (QXO)
; (ACC) <-- ((IDX1))*((R7)) - (ACC)
; (R7) <-- (R7) - (QR0)
; ( ((IDX1) - (QX1)) ) <-- ((IDX1))
; (IDX1) <-- (IDX1) + (QX1)

## CoMA <br> Syntax <br> Operation

## Syntax

Operation

## Syntax

Operation

## Syntax

Operation

Syntax
Operation

## Data Types

Result
Description

## Mixed Multiply-Accumulate Parallel Data Move \& Optional Round

Multiply/Multiply-Accumulate Instructions
CoMACMus op1,op2
(tmp) <-- ((op1))* $((\mathrm{op} 2))$
(ACC) <-- (ACC) + (tmp)
$\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}(-\otimes)\right)\right)$ <-- ((IDX $\left.\left.{ }_{\mathrm{i}}\right)\right)$
CoMACMus op1, op2, rnd
$($ tmp) <-- ((op1))* $((\mathrm{op} 2))$
(ACC) $<--($ ACC $)+(t m p)+0000008000_{h}$
(MAL) <-- 0
$\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}(-\otimes)\right)\right)<--\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}\right)\right)$
CoMACMus- op1,op2
(tmp) <-- ((op1))* ${ }^{*}((\mathrm{op} 2))$
(ACC) <-- (ACC) - (tmp)
$\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}(-\otimes)\right)\right)$ <-- ((IDX $\left.\left.{ }_{\mathrm{i}}\right)\right)$
CoMACMRus op1,op2
(tmp) <-- ((op1))* ${ }^{*}((\mathrm{op} 2))$
(ACC) <-- (tmp) - (ACC)
$\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}(-\otimes)\right)\right)<--\left(\left(\mathrm{IDX}_{\mathrm{i}}\right)\right)$
CoMACMRus op1, op2, rnd
$($ tmp $)<--((\mathrm{op} 1))^{*}((\mathrm{op} 2))$
(ACC) $<-$ (tmp) $-(\mathrm{ACC})+0000008000_{\mathrm{h}}$
(MAL) <-- 0
$\left(\left(\right.\right.$ IDX $\left.\left._{\mathrm{i}}(-\otimes)\right)\right)<--\left(\left(\mathrm{IDX}_{\mathrm{i}}\right)\right)$
DOUBLE WORD
40-bit signed value
Multiplies the two signed 16 -bit source operands "op1" and "op2". The obtained signed 32 -bit product is first sign-extended, it is then optionally negated prior being added/subtracted to/from the 40-bit ACC register content, finally the obtained result is optionally rounded before being stored in the 40 -bit ACC register. "-" option is used to negate the specified product, " R " option is used to negate the accumulator content, and finally "rnd" option is used to round the result using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. Note that "rnd" and "-" are exclusive as well as "-" and "R". This instruction might be repeated and performs
two parallel memory reads.
In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX $\mathrm{I}_{\mathrm{i}}$ overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on IDX ${ }_{i}$, as illustrated by the following table

| Addressing Mode | Overwritten Address |
| :---: | :---: |
| $\left[I D X_{i}\right]$ | $($ no change $)$ |
| $\left[\mathrm{IDX}_{\mathrm{i}}+\right]$ | $\left(\mathrm{IDX}_{\mathrm{i}}\right)-2$ |
| $\left[\mathrm{IDX}_{\mathrm{i}}\right]$ | $\left(\mathrm{IDX}_{\mathrm{i}}\right)+2$ |
| $\left[\mathrm{IDX}_{\mathrm{i}}+\mathrm{QX}_{\mathrm{j}}\right]$ | $\left(\mathrm{IDX}_{\mathrm{i}}\right)-\left(\mathrm{QX}_{\mathrm{j}}\right)$ |
| $\left[\mathrm{IDX} \mathrm{i}_{\mathrm{i}}-\mathrm{QX}_{\mathrm{j}}\right]$ | $\left(\mathrm{IDX}_{\mathrm{i}}\right)+\left(\mathrm{QX}_{\mathrm{j}}\right)$ |


| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

## Examples

CoMACMus

Repeat 3 times CoMACMus
[IDX1+QX0], [R10+QR1], rnd ; (ACC)<--(ACC) + ((IDX1))*((R10)) +rnd ; (R10) <-- (R10) + (QR1)
; ( ((IDX1) - (QX0)) )<-- ((IDX1))

$$
;(\text { IDX1 })<--(\text { IDX1 })+(\text { QX0 })
$$

[IDX0 - QX0], [R8+QR0] ; (ACC) <-- (ACC) + ((IDX0))**((R8))
; (R8) <-- (R8) + (QR0)
; ( ((IDXO) + (QXO)) ) <-- ((IDXO))
; (IDXO) <-- (IDXO) - (QX0)

Repeat MRW times CoMACMRus [IDX1+QX1], [R7-QR0], rnd ; (ACC)<--((IDX1))*((R7))-(ACC)+rnd

$$
;(\text { R7 })<--(R 7)-(Q R 0)
$$

$$
;(((\text { IDX1 })-(Q X 1)))<--((\text { IDX1 }))
$$

$$
;(\text { IDX1 })<--(\text { IDX1 })+(\text { QX1 })
$$

## CoMACM(R)su(-) Mix. Multiply-Accumulate Parallel Data Move \& Optional Round

## Group

## Syntax

Operation

## Syntax

Operation

## Syntax

Operation

## Syntax

Operation

## Syntax

Operation

## Data Types

Result
Description
two parallel memory reads.
In parallel to the arithmetic operation and to the two parallel reads, the data pointed to by IDX overwrites another data located in memory (DPRAM). The address of the overwritten data depends on the operation executed on IDX ${ }_{i}$, as illustrated by the following table

| Addressing Mode | Overwritten Address |
| :---: | :---: |
| [IDX] ${ }_{\text {] }}$ | (no change) |
| $\left[\mathrm{IDX}_{\mathrm{i}}+\right.$ ] | $\left(\right.$ IDX $_{\text {i }}$ ) -2 |
| [IDX ${ }_{\text {i }}$ ] | $\left(\mathrm{IDX}_{\mathrm{i}}\right)+2$ |
| $\left[\mathrm{IDX}_{\mathrm{i}}+\mathrm{QX}_{\mathrm{j}}\right]$ | $\left(\right.$ IDX $\left._{i}\right)-\left(\mathrm{QX}_{\mathrm{j}}\right)$ |
| $\left[\mathrm{IDX}_{\mathrm{i}}-\mathrm{QX}_{\mathrm{j}}\right]$ | $\left(\mathrm{IDX}_{\mathrm{i}}\right)+\left(\mathrm{QX}_{\mathrm{j}}\right)$ |


| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

$\mathrm{N} \quad$ Set if the m.s.b. of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry or borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

## Example

CoMACMsu

Mnemonic
CoMACMsu [IDX $\left.{ }_{i} \otimes\right],\left[R w_{m} \otimes\right]$
CoMACMsu- [IDX $\left.{ }_{\mathbf{i}} \otimes\right],\left[R w_{m} \otimes\right]$
CoMACMsu [IDX $\otimes$ ], [ $\left.R w_{m} \otimes\right]$, rnd Yes
CoMACMRsu [IDXX $\otimes$ ] , $\left[R w_{m} \otimes\right]$ Yes 93 Xm 78 rrrr:rqqq 4
CoMACMRsu [IDX $\mathrm{i}_{\mathrm{i}} \mathbb{}$, $\left[\mathrm{Rw}_{\mathrm{m}} \otimes\right]$, rnd Yes 93 Xm 79 rrrr:rqqq 4
[IDX1+QX0], [R10+QR1], rnd ; (ACC)<-- (ACC)+((IDX1))*((R10)) + rnd ; (R10) <-- (R10) + (QR1)

$$
\text { ; ( ((IDX1) -(QX0))) })--((\text { (IDX1) })
$$

$$
;(\text { IDX1 })<--(\text { (IDX1 })+(\text { QX0 })
$$

[IDX0 - QX0], [R8+QR0], rnd ; (ACC) <-- (ACC) + ((IDX0))**((R8)) ; (R8) <-- (R8) + (QR0) ; ( ((IDX0) + (QXO)) )<-- ((IDX0)) ; (IDXO) <-- (IDXO) - (QXO)

I Repeat MRW times CoMACMRsu [IDX1+QX1], [R7-QR0], rnd ; (ACC) <-- ((IDX1))*((R7)) - (ACC) + rnd ; (R7) <-- (R7) - (QRO)

$$
;(((\text { (DX1) })-(Q X 1)))<--((\text { (DX1) })
$$

; (IDX1) <-- (IDX1) + (QX1)

## CoMAX

Group
Syntax
Operation

## Data Types

Result
Description

## MAC Flags

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMAX | $R w_{n}, R w_{m}$ | No | A3 nm 3A 00 | 4 |
| CoMAX | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 3A rrrr:rqqq | 4 |
| CoMAX | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | $83 n m 3 A$ rrrr:rqqq | 4 |

## Examples

CoMAX
[IDX1+QX0], [R11+QR1] ; (ACC)<-- Max((ACC),((R11)) <br>((IDX1)))
; (R11) <-- (R11) + (QR1)
; (IDX1) <-- (IDX1) + (QX0)
CoMAX
R1, R10 ; (ACC) <-- Max ( (ACC), (R10) <br>(R1) )
Repeat 23 times CoMAX R5, [R6-QR0] ; (ACC) <-- Max( (ACC), ((R6))<br>(R5)) )
; (R6) <-- (R6) - (QR0)

## CoMIN

Group
Syntax
Operation

## Data Types

Result
Description

## MAC Flags

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMIN | $R w_{n}, R w_{m}$ | No | A3 nm 7A 00 | 4 |
| CoMIN | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 7A rrrr:rqqq | 4 |
| CoMIN | $R w_{n},\left[R w_{m} \otimes\right]$ | Yes | $83 n m 7 A$ rrrr:rqqq | 4 |

## Examples

CoMIN
[IDX1+QX0], [R11+QR1] ; (ACC)<-- min( (ACC), ((R11))<br>((IDX1)))
; (R11) <-- (R11) + (QR1)
; (IDX1) <-- (IDX1) + (QX0)
CoMIN R1, R10 ; (ACC) <-- min( (ACC), (R10) <br>(R1) )
Repeat 23 times CoMIN R5, [R6-QR0] ; (ACC) <-- min( (ACC), ((R6))<br>(R5)) )
; (R6) <-- (R6) - (QR0)

## CoMOV

Group
Syntax
Operation
Data Types
Description

## CPU Flags

## MAC Flags

## Addressing Modes

## Memory to Memory Move

Transfer Instructions
CoMOV op1,op2
(op1) <-- (op2)
WORD
Moves the contents of the memory location specified by the source operand, op2, to the memory location specified by the destination operand op1. This instruction is repeatable. Note that, unlike for the other instructions, IDX ${ }_{i}$ can address the entire memory. This instruction does not affect the Mac Flags but modify the CPU Flags as any other MOV instruction.

| $\mathbf{E}$ | $\mathbf{Z}$ | V | C | N |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | - | - | ${ }^{*}$ |

E Set if the value of op2 represents the lowest possible negative number. Cleared otherwise. Used to signal the end of a table.
Z Set if the value of the source operand op2 equals zero. Cleared otherwise.
V Not affected.
C Not affected.
N Set if the most significant bit of the source operand op2 is set. Cleared otherwise.

| $\mathbf{N}$ | $\mathbf{Z}$ | C | SV | E |  |
| :---: | :---: | :---: | :---: | :---: | :---: |

N Not affected.
Z Not affected.
C Not affected.
SV Not affected.
E Not affected.
SL Not affected.

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoMOV | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | D3 Xm 00 rrrr:rqqq | 4 |

## Examples

Repeat 24 times CoMOV [IDX1+QX0], [R11+QR1] ; ((IDX1)) <-- ((R11))

$$
\begin{aligned}
& ;(\text { R11 }<--(\mathrm{R} 11)+(\mathrm{QR} 1) \\
& ;(\text { IDX1) <-- (IDX1) + (QX0) }
\end{aligned}
$$

## CoMUL(-)

## Group

## Syntax

Operation

## Syntax

Operation

## Syntax

Operation

## Data Types

Result Description

## Signed Multiply \& Optional Round

Multiply/Multiply-Accumulate Instructions
CoMUL op1, op2
IF (MP = 1) THEN

$$
(\text { ACC })<--\left((\mathrm{op} 1)^{*}(\mathrm{op} 2)\right) \ll 1
$$

ELSE

$$
(A C C)<--(o p 1) \text { * }(o p 2)
$$

END IF
CoMUL- op1, op2
IF (MP = 1) THEN

$$
(\text { ACC })<---(((o p 1) *(o p 2)) \ll 1)
$$

ELSE
(ACC) <-- - ( (op1) * (op2) )
END IF
CoMUL op1, op2, rnd
IF (MP = 1) THEN

$$
(A C C)<--\left((o p 1)^{*}(o p 2)\right) \ll 1+0000008000_{h}
$$

ELSE

$$
(A C C)<--(o p 1)^{*}(o p 2)+0000008000_{h}
$$

END IF
(MAL) <-- 0
DOUBLE WORD

32-bit signed value
Multiplies the two signed 16-bit source operands "op1" and "op2". The obtained signed 32 -bit product is first sign-extended, then and on condition MP is set, it is one-bit left shifted, and finally, it is optionally either negated or rounded before being stored in the 40-bit ACC register. The "-" option is used to negate the specified product while the "rnd" option is used to round the product using two's complement rounding. The default sign option is " + " and the default round option is "no round". When "rnd" option is used, MAL register is automatically cleared. "rnd" and "-" are exclusive. This non-repeatable instruction allows up to two parallel memory reads

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | 0 | - | ${ }^{*}$ | ${ }^{*}$ |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.

C Always cleared.
SV Not affected.
E Always cleared when MP is cleared, otherwise, only set in case of $8000_{h}$ by $8000_{h}$ multiplication.
SL Not affected when MP or MS are cleared, otherwise, only set in case of $8000_{h}$ by $8000_{h}$ multiplication.

## Addressing Modes

| Mnemonic | Rep | Format | Bytes |  |
| :--- | :--- | :--- | :--- | :--- |
| CoMUL | $R w_{n}, R w_{m}$ | No | A3 nm C0 00 | 4 |
| CoMUL- | $R w_{n}, R w_{m}$ | No | A3 nm C8 00 | 4 |
| CoMUL | $R w_{n}, R w_{m}, r n d$ | No | A3 nm C1 00 | 4 |
| CoMUL | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | No | 93 Xm C0 0:0qqq | 4 |
| CoMUL- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | No | 93 Xm C8 0:0qqq | 4 |
| CoMUL | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd | No | 93 Xm C1 0:0qqq | 4 |
| CoMUL | $R w_{n},\left[R w_{m} \otimes\right]$ | No | $83 n m$ C0 0:0qqq | 4 |
| CoMUL- | $R w_{n},\left[R w_{m} \otimes\right]$ | No | $83 n m$ C8 0:0qqq | 4 |
| CoMUL | $R w_{n},\left[R w_{m} \otimes\right]$, rnd | No | $83 n m C 10: 0 q q q$ | 4 |

## Examples

CoMUL R0, R1, rnd ; (ACC) <-- (R0)* $(\mathrm{R} 1)+$ rnd
CoMUL- R2, $[R 6+] \quad ;(A C C)<---(R 2)^{*}((R 6))$
; (R6) <-- (R6) + 2
CoMUL [IDX0+QX1], [R11+] ; (ACC) <-- ((IDX0)) ${ }^{*}($ (R11) $)$
; (R11)<-- (R11) + 2
; (IDXO) <-- (IDX0) + (QX1)
; (ACC) <-- -((IDX1))*((R15))
; (R15) <-- (R15) + (QRO)
; (IDX1) <-- (IDX1) - 2
CoMUL [IDX1+QX0], [R9-QR1], rnd ; (ACC) <-- ((IDX1))*((R9)) + rnd
; (R9) <-- (R9) - (QR1)
; (IDX1) <-- (IDX1) + (QX0).

## Multiplication Examples

| Cases | op 1 | op 2 | rnd | MAE | MAH | MAL | N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MP=0, MS $=x$ | $8000{ }_{\text {h }}$ | $8000{ }_{\text {h }}$ | 0 | $00_{\text {h }}$ | $4000{ }_{\text {h }}$ | 0000 ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
| $\mathrm{MP}=1, \mathrm{MS}=0$ |  |  | 0 | $00_{\text {h }}$ | $8000{ }_{\text {h }}$ | 0000 ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 1 | - |
| $\mathrm{MP}=1, \mathrm{MS}=1$ |  |  | 0 | $00_{\text {h }}$ | $7 \mathrm{FFF}_{\mathrm{h}}$ | $\mathrm{FFFF}_{\mathrm{h}}$ | 0 | 0 | 0 | - | 0 | 1 |
| $\mathrm{MP}=0, \mathrm{MS}=\mathrm{x}$ | $7 \mathrm{FFF}_{\mathrm{h}}$ | $7 \mathrm{FFF}_{\mathrm{h}}$ | 0 | $00_{h}$ | $3 \mathrm{FFF}_{\mathrm{h}}$ | 0001 ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
| $\mathrm{MP}=1, \mathrm{MS}=\mathrm{x}$ |  |  | 0 | $00_{\text {h }}$ | $7 \mathrm{FFE}_{\mathrm{h}}$ | 0002h | 0 | 0 | 0 | - | 0 | - |
| $\mathrm{MP}=1, \mathrm{MS}=\mathrm{x}$ |  |  | 1 | $00_{\text {h }}$ | $7 \mathrm{FFE}_{\text {h }}$ | 0000 ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
| MP $=0, \mathrm{MS}=\mathrm{x}$ | 4001h | F456h | 0 | $\mathrm{FF}_{\mathrm{h}}$ | FD15 ${ }_{\text {h }}$ | 7456h | 1 | 0 | 0 | - | 0 | - |
| $\mathrm{MP}=1, \mathrm{MS}=\mathrm{x}$ |  |  | 0 | $\mathrm{FF}_{\mathrm{h}}$ | ${\mathrm{FA} 2 A_{h}}$ | $\mathrm{E8AC}_{\mathrm{h}}$ | 1 | 0 | 0 | - | 0 | - |
| MP $=0, \mathrm{MS}=\mathrm{x}$ |  |  | 1 | $\mathrm{FF}_{\mathrm{h}}$ | FD15 ${ }_{\text {h }}$ | 0000h | 1 | 0 | 0 | - | 0 | - |
| $\mathrm{MP}=1, \mathrm{MS}=\mathrm{x}$ |  |  | 1 | $\mathrm{FF}_{\mathrm{h}}$ | $\mathrm{FA} 2 \mathrm{~B}_{\mathrm{h}}$ | 0000 ${ }_{\text {h }}$ | 1 | 0 | 0 | - | 0 | - |

## I <br> Group

## CoMULu(-)

## Syntax

Operation
Syntax
Operation
Syntax
Operation

Data Types
Result
Description

## MAC Flags

| $\mathbf{N}$ | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | $\mathbf{0}$ | - | 0 | - |

N Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Always cleared.
SV Not affected.
E Always cleared.
SL Not affected.

## Addressing Modes

## Notes

## Examples

| Mnemonic |  | Rep | Format | Bytes |
| :---: | :---: | :---: | :---: | :---: |
| CoMULu | $R w_{n}, R w_{m}$ | No | A3 nm 0000 | 4 |
| CoMULu- | $R w_{n}, R w_{m}$ | No | A3 nm 0800 | 4 |
| CoMULu | $R w_{n}, R w_{m}$, rnd | No | A3 nm 0100 | 4 |
| CoMULu | $\left[I D X_{i} \otimes\right],\left[\mathrm{Rw}_{\mathrm{m}}{ }^{\otimes}\right]$ | No | 93 Xm 00 0:0qqq | 4 |
| CoMULu- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | No | 93 Xm $080: 0 q q q$ | 4 |
| CoMULu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd | No | 93 Xm $010: 0 q q q$ | 4 |
| CoMULu | $R w_{n},\left[R w_{m} \otimes\right]$ | No | $83 \mathrm{~nm} 000: 0 \mathrm{qqq}$ | 4 |
| CoMULu- | $R w_{n},\left[R w_{m} \otimes\right]$ | No | $83 \mathrm{~nm} 080: 0 \mathrm{qqq}$ | 4 |
| CoMULu | $R w_{n},\left[R w_{m} \otimes\right]$, rnd | No | 83 nm 01 0:0qqq | 4 |

The result of CoMULu is never saturated, whatever the value of MS bit is. (see multiplication examples below)

| CoMULu | R0, R1, rnd | ; (ACC) <-- (R0)* ${ }^{\text {(R1) }}$ + rnd |
| :---: | :---: | :---: |
| CoMULu- | R2, [R6+] | ; (ACC) <-- -(R2)*( R 6$)$ ) |
|  |  | ; (R6) <-- (R6) + 2 |
| CoMULu | [IDX0], [R11+] | ; (ACC) <-- ((IDXO))*((R11)) |
|  |  | ; (R11) <-- (R11) + 2 |
| CoMULu- | [IDX1-], [R15+QR0] | ; (ACC) <-- -( IDX1))**(R15)) |
|  |  | ; (R15) <-- (R15) + (QR0) |
|  |  | ; (IDX1) <-- (IDX1) - 2 |
| CoMULu | [IDX0+QX0], [R9-], rnd | $\begin{aligned} & ;(\text { ACC })<--((\text { IDX0 }))^{*}((\mathrm{R} 9))+\text { rnd } \\ & ;(\text { (R9) <-- (R9) - } 2 \end{aligned}$ |
|  |  | ; (IDXO) <-- (IDXO) + (QX0). |

## Multiplication Examples

| Cases | op 1 | op 2 | rnd | MAE | MAH | MAL | N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MP=x, MS=x | 8000h | 8000h | x | 00h | $4000{ }_{h}$ | 0000h | 0 | 0 | 0 | - | 0 | - |
| MP=x, MS =x | $7 \mathrm{FFF}_{\mathrm{h}}$ | $7 \mathrm{FFF}_{\mathrm{h}}$ | 0 | $00_{\text {h }}$ | $3 F F F_{h}$ | 0001 ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
|  |  |  | 1 | $00_{\text {h }}$ | $3 \mathrm{FFF}_{\mathrm{h}}$ | 0000h | 0 | 0 | 0 | - | 0 | - |
| MP=x, MS $=x$ | 8001h | F456h | 0 | $00_{\text {h }}$ | $7 \mathrm{~A} 2 \mathrm{~B}_{\mathrm{h}}$ | F456h | 0 | 0 | 0 | - | 0 | - |
|  |  |  | 1 | $00_{\text {h }}$ | $7 \mathrm{~A} 2 \mathrm{C}_{\mathrm{h}}$ | $0^{0000}{ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
| MP=x, MS =x | $\mathrm{FFFF}_{\mathrm{h}}$ | $\mathrm{FFFF}_{\mathrm{h}}$ | 0 | $00_{\text {h }}$ | $\mathrm{FFFE}_{\mathrm{h}}$ | 0001 ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
|  |  |  | 1 | $00_{\text {h }}$ | $\mathrm{FFFE}_{\mathrm{h}}$ | 0000h | 0 | 0 | 0 | - | 0 | - |

## I <br> Group

## CoMULus(-)

## Syntax

Operation
Syntax
Operation
Syntax
Operation

Data Types
Result
Description

## MAC Flags

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | $\mathbf{0}$ | - | $\mathbf{0}$ | - |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Always cleared.
SV Not affected.
E Always cleared.
SL Not affected.

## Addressing Modes

| Mnemonic | Rep | Format |
| :---: | :---: | :---: |
| CoMULus $R w_{n}, R w_{m}$ | No | A3 nm 8000 |
| CoMULus- $\mathrm{Rw}_{\mathrm{n}}, \mathrm{Rw} \mathrm{m}_{\mathrm{m}}$ | No | A3 nm 8800 |
| CoMULus $\mathrm{Rw}_{\mathrm{n}}, R \mathrm{w}_{\mathrm{m}}$, rnd | No | A3 nm 8100 |
| CoMULus [IDX ${ }_{\mathrm{i}} \times$ ], $\left[R w_{m}{ }^{\otimes}\right]$ | No | 93 Xm 80000 qqq |
| CoMULus- [IDX ${ }_{\mathrm{i}} \times$ ], $\left[\mathrm{Rw}_{\mathrm{m}}{ }^{\otimes}\right]$ | No | 93 Xm 88 0:0qqq |
| CoMULus [IDX $\mathrm{i}^{\otimes}$ ], [ $\mathrm{Rw}_{\mathrm{m}} \otimes$ ], rnd | No | 93 Xm $810009 q 9$ |
| CoMULus $R w_{n},\left[R w_{m}{ }^{\otimes}\right]$ | No | $83 \mathrm{~nm} 800: 0 \mathrm{qqq}$ |
| CoMULus- $R w_{n},\left[R w_{m} \otimes\right]$ | No | $83 \mathrm{~nm} 880: 0 \mathrm{qqq}$ |
| CoMULus $\mathrm{Rw}_{\mathrm{n}}$, $\left[R w_{m} \otimes\right.$ ], rnd | No | 83 nm $810: 0 q q 9$ |

## Examples

CoMULus R0, R1, rnd $\quad ;(A C C)<--(R 0)^{*}(R 1)+$ rnd

CoMULus- R2, [R6+] ; (ACC) <-- -(R2)*((R6))
CoMULus [IDX1+QX0], [R11+QR0]

$$
\text { ; (R6) <-- (R6) + } 2
$$

$$
;(\mathrm{ACC})<--((\mathrm{IDX} 1))^{\star}((\mathrm{R} 11))
$$

$$
;(\mathrm{R} 11)<--(\mathrm{R} 11)+(\mathrm{QRO})
$$

; (IDX1) <-- (IDX1) + (QX0)

CoMULus- [IDX0], [R15]

$$
;(\text { ACC })<---((\text { IDXO }))^{*}((\mathrm{R} 15))
$$

CoMULus [IDX0+QX0], [R9-QR1], rnd ; (ACC) <-- ((IDX0))*((R9)) + rnd
; (R9) <-- (R9) - (QR1)
; (IDXO) <-- (IDXO) + (QXO).

## Multiplication Examples

| Cases | op 1 | op 2 | rnd | MAE | MAH | MAL | N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MP=x, MS=x | $8000{ }_{\text {h }}$ | 8000h | x | $\mathrm{FF}_{\mathrm{h}}$ | $\mathrm{COOO}_{\mathrm{h}}$ | 0000h | 1 | 0 | 0 | - | 0 | - |
| MP=x, MS = ${ }^{\text {a }}$ | $7 \mathrm{FFF}_{\mathrm{h}}$ | $7 \mathrm{FFF}_{\mathrm{h}}$ | 0 | $00_{\text {h }}$ | $3 \mathrm{FFF}_{\mathrm{h}}$ | 0001n | 0 | 0 | 0 | - | 0 | - |
|  |  |  | 1 | $00_{\text {h }}$ | $3 \mathrm{FFF}_{\mathrm{h}}$ | $0^{0000}{ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
| MP=x, MS = x | 8001 h | F456 ${ }_{\text {h }}$ | 0 | $\mathrm{FF}_{\mathrm{h}}$ | ${\mathrm{FA} 2 \mathrm{~A}_{\mathrm{h}}}$ | F456h | 1 | 0 | 0 | - | 0 | - |
|  |  |  | 1 | $\mathrm{FF}_{\mathrm{h}}$ | $\mathrm{FA} 2 \mathrm{~B}_{\mathrm{h}}$ | 0000h | 1 | 0 | 0 | - | 0 | - |

## CoMULsu(-)

## Group

## Syntax

Operation
Syntax
Operation
Syntax
Operation

Data Types
Result
Description

## MAC Flags

| $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | ${ }^{*}$ | 0 | - | 0 | - |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Always cleared.
SV Not affected.
E Always cleared.
SL Not affected.

## Addressing Modes

| Mnemonic |  | Rep | Format | By |
| :---: | :---: | :---: | :---: | :---: |
| CoMULsu | $R w_{n}, R w_{m}$ | No | A3 nm 4000 | 4 |
| CoMULsu- | $R w_{n}, R w_{m}$ | No | A3 nm 4800 | 4 |
| CoMULsu | $R w_{n}, R w_{m}$, rnd | No | A3 nm 4100 | 4 |
| CoMULsu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | No | 93 Xm 40 0:0qqq | 4 |
| CoMULsu- | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | No | 93 Xm 48000 qqq | 4 |
| CoMULsu | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$, rnd | No | 93 Xm 41 0:0qqq | 4 |
| CoMULsu | $R w_{n},\left[R w_{m} \otimes\right]$ | No | $83 \mathrm{~nm} 400: 09 q 9$ | 4 |
| CoMULsu- | $R w_{n},\left[R w_{m} \otimes\right]$ | No | $83 \mathrm{~nm} 480: 0 \mathrm{qqq}$ | 4 |
| CoMULsu | $R w_{n},\left[R w_{m} \otimes\right]$, nd | No | 83 nm 41 0:0qqq | 4 |

## Examples

| CoMULsu | R0, R1, rnd | ; (ACC) <-- (R0)* ${ }^{\text {(R1) }}$ + rnd |
| :---: | :---: | :---: |
| CoMULsu- | R2, [R6+] | ; (ACC) <-- -(R2)*((R6)) |
|  |  | ; (R6) <-- (R6) + 2 |
| CoMULsu | [IDX0], [R11+] | ; (ACC) <-- ((IDXO))**(R11)) |
|  |  | ; (R11) <-- (R11) + 2 |
| CoMULsu- | [IDX1-], [R15] | ; (ACC) <-- -((IDX1))*((R15) |
|  |  | ; (IDX1) <-- (IDX1) - 2 |

CoMULsu [IDX0+QX0], [R9-QR1], rnd ; (ACC) <-- ((IDX0)) ${ }^{*}($ (R9)) + rnd

$$
\begin{aligned}
& \text {; (R9) <-- (R9) - (QR1) } \\
& ; \text { (IDX0) <-- (IDX0) + (QX0). }
\end{aligned}
$$

## Multiplication Examples

| Cases | op 1 | op 2 | rnd | MAE | MAH | MAL | N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MP=x, MS =x | $8000{ }_{\text {h }}$ | 8000h | x | $\mathrm{FF}_{\mathrm{h}}$ | $\mathrm{COOO}_{\mathrm{h}}$ | 0000 ${ }_{\text {h }}$ | 1 | 0 | 0 | - | 0 | - |
| MP=x, MS=x | $7 \mathrm{FFF}_{\mathrm{h}}$ | $7 \mathrm{FFF}_{\mathrm{h}}$ | 0 | $00_{\text {h }}$ | $3 \mathrm{FFF}_{\mathrm{h}}$ | 0001 ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 | - |
|  |  |  | 1 | $00_{\text {h }}$ | $3 \mathrm{FFF}_{\mathrm{h}}$ | $0000{ }_{h}$ | 0 | 0 | 0 | - | 0 | - |
| MP=x, MS =x | 8001h | F456h | 0 | $\mathrm{FF}_{\mathrm{h}}$ | 85D5 ${ }_{\text {h }}$ | F456 ${ }_{\text {h }}$ | 1 | 0 | 0 | - | 0 | - |
|  |  |  | 1 | $\mathrm{FF}_{\mathrm{h}}$ | 85D6 ${ }_{\text {h }}$ | 0000h | 1 | 0 | 0 | - | 0 | - |

## CoNEG

## Group

Syntax

Operation

Data Types
Result
Description

## MAC Flags

## Addressing Modes

## Examples

| Instr | MS | rnd | ACC (before) | ACC (after) | N | Z | C | SV | E | SL |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CoNEG | X | No | $0012345678_{\mathrm{h}}$ | FF EDCB A988 h | 1 | 0 | 0 | - | 0 | - |
| CoNEG | X | Yes | $0012345678_{\mathrm{h}}$ | FF EDCC $0000_{\mathrm{h}}$ | 1 | 0 | 0 | - | 0 | - |

## CoNOP

## Group

Syntax
Operation

## Description

## MAC Flags

Addressing Modes

## Example

## No-Operation

## 40-bit Arithmetic Instructions

CoNOP
No Operation
Modifies the address pointers without changing the internal MAC-Unit registers.


| N | Not affected. |
| :--- | :--- |
| Z | Not affected. |
| C | Not affected. |
| SV | Not affected. |
| E | Not affected. |
| SL | Not affected. |


| Mnemonic | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- |
| CoNOP | $\left[R w_{m} \otimes\right]$ | Yes | $931 m 5 A$ rrrr:rqqq |
| CoNOP | $\left[I D X_{i} \otimes\right],\left[R w_{m} \otimes\right]$ | Yes | 93 Xm 5A rrr:rqqq |

CoNOP [IDX0+QX1], [R11+QR1] ; (R11) <-- (R11) + (QR1) ; (IDX0) <-- (IDX0) + (QX1)

## CoRND

Group
Syntax
Operation

Data Types
Result
Description

## MAC Flags

## Addressing Modes

## Notes

## Example

## Round Accumulator

Shift Instructions
CoRND
(ACC) $<--(A C C)+0000008000_{h}$
(MAL) <-- 0
ACCUMULATOR
40-bit signed value
Rounds the ACC register contents by adding 0000 8000h to it and store the result in the ACC register and the lower part of the ACC register, MAL, is cleared. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 00 7FFF $\mathrm{FFFF}_{\mathrm{h}}$ or FF $8000 \mathrm{0000}_{h}$, respectively. This instruction is not repeatable.

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a carry is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the contents of the ACC is automatically saturated. Not affected otherwise.

| Mnemonic | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- |
| CoRND | No | A3 00 B2 00 | 4 |

CoRND is equivalent to CoASHR \#0, rnd.

CoRND

$$
\text { ; }(A C C)<--(A C C)+r n d
$$

CoSHL
Group
Syntax
Operation

Data types
Result
Description

MAC Flags

## Accumulator Logical Shift Left

Shift Instructions
CoSHL op1
(count) <-- (op1)
(C) <-- 0

DO WHILE (count) $\neq 0$
(C) <-- $\left(\mathrm{ACC}_{39}\right)$
$\left(A C C_{n}\right)<--\left(A C C_{n-1}\right) \quad[n=1 \ldots 39]$
$\left(\mathrm{ACC}_{0}\right)<--0$
(count) <-- (count) -1
END WHILE
ACCUMULATOR
40-bit signed value
Shifts the ACC register left by the number of times specified by the operand op1. The least significant bits of the result are filled with zeros. Only shift values from 0 to 8 (inclusive) are allowed. "op1" can be either a 5 -bit unsigned immediate data, or the least significant 5 bits (considered as unsigned data) of any register directly or indirectly addressed operand. When the MS bit of the MCW register is set and when a 32-bit overflow or underflow occurs, the obtained result becomes 007 FFF $\mathrm{FFFF}_{\mathrm{h}}$ or FF $80000000_{h}$, respectively. This instruction is repeatable when "op1" is not an immediate operand.

| N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ |

$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Carry flag is set according to the last most significant bit shifted out of ACC.
SV Set if the last shifted out bit is different from N .
E $\quad$ Set if the MAE is used. Cleared otherwise.
SL Set if the content of the ACC is automatically saturated. Not affected otherwise.

## Addressing Modes

| Mnemonic |  | Rep | Format | Bytes |
| :--- | :--- | :--- | :--- | :--- |
| CoSHL | $R w_{n}$ | Yes | A3 nn 8A rrrr:r000 | 4 |
| CoSHL | \#data $_{5}$ | No | A3 00 82 ssss:s000 | 4 |
| CoSHL | $\left[R w_{m} \otimes\right]$ | Yes | 83 mm 8A rrrr:rqqq | 4 |

## Examples

| CoSHL | \#3 | $;($ ACC $)<--($ (ACC $) \ll 3$ |
| :--- | :--- | :--- |
| CoSHL | R3 | $;($ ACC $)<--($ ACC $) \ll(\text { R3 })_{4-0}$ |
| CoSHL | $[R 10-$ QR0] | $;($ ACC $)<--($ ACC $) \ll((\text { R10 }))_{4-0}$ |
|  |  | $;($ R10 $)<-($ R10 $)-($ QR0 $)$ |

CoSHR
Group
Syntax
Operation

## Data Types

Result
Description

## MAC Flags

## Addressing Modes

| Mnemonic |  |
| :--- | :--- |
| CoSHR | $\mathrm{Rw}_{\mathrm{n}}$ |
| CoSHR | $\# d a t a_{5}$ |
| CoSHR | $\left[R w_{\mathrm{m}} \otimes\right]$ |

Rep Format Bytes

Yes A3 nn 9A rrrr:r000 4
No A3 0092 ssss:s000 4
Yes $83 \mathrm{~mm} 9 \mathrm{Arrr}: r q q q \quad 4$

## Examples

$$
\begin{array}{lll}
\text { CoSHR } & \# 3 & ;(A C C)<--(A C C) \gg 3 \\
\text { CoSHR } & \text { R3 } & ;(A C C)<--(A C C) \gg(R 3)_{4-0} \\
\text { CoSHR } & {[R 10-Q R 0]} & ;(A C C)<--(A C C) \gg((R 10))_{4-0} \\
& & ;(\text { R10 })<--(\text { R10 })-(\text { QR0 })
\end{array}
$$

## CoSTORE

## Group

## Syntax

Operation
Data Types
Description

## MAC Flags

Addressing Modes

## Note

## Examples

## Store a MAC-Unit Register

Transfer Instructions
CoSTORE op1,op2
(op1) <-- (op2)
WORD
Moves the contents of a MAC-Unit register specified by the source operand op2 to the location specified by the destination operand op1. This instruction is repeatable with destination indirect addressing mode (for example to clear a table in memory)


| N | Not affected |
| :--- | :--- |
| Z | Not affected |
| C | Not affected |
| SV | Not affected |
| E | Not affected |
| SL | Not affected |


| Mnemonic | Rep Format | Bytes |
| :--- | :--- | :--- |
| CoSTORE $R w_{n}$, CoReg | No | $C 3 n n w w w: w 00000$ | 44

Due to pipeline side effects, CoSTORE cannot be directly followed by a MOV instruction, the source operand of which is also a MAC-Unit register such as MSW, MAH, MAL, MAS, MRW or MCW. In this case, a NOP must be inserted between the CoSTORE and MOV instruction.

CoSTORE [R11+QR1], MAS ; ((R11)) <-- limited((ACC))

$$
;(\mathrm{R} 11)<--(\mathrm{R} 11)+(\mathrm{QR} 1)
$$

Repeat 3 times CoSTORE [R2-], MAL ; ((R2)) <-- (MAL)

$$
;(\mathrm{R} 2)<--(\mathrm{R} 2)-2
$$

## CoSUB(2)(R)

## Group

Syntax
Operation

## Syntax

Operation

## Syntax

Operation

## Syntax

Operation

## Data Types

Result
Description

## MAC Flags


$\mathrm{N} \quad$ Set if the most significant bit of the result is set. Cleared otherwise.
Z Set if the result equals zero. Cleared otherwise.
C Set if a borrow is generated. Cleared otherwise.
SV Set if an arithmetic overflow occurred. Not affected otherwise.
E $\quad$ Set if the MAE is used. Cleared otherwise.

## Note

## Addressing Modes

## Examples

CoSUB
CoSUB2
Repeat 3 times
R0, R1
; (ACC) <-- (ACC) - (R1) (R0)
R2, [R6+]
; (ACC) <-- (ACC) - 2* ( (R6)) <br>(R2) )
; (R6) <-- (R6) + 2
CoSUB [IDX1+QX1], [R10+QR0] ; (ACC) <-- (ACC) - ( ((R10))) <br>(IDX1)) )
; (R10) <-- (R10) + (QR0)
; (IDX1) <-- (IDX1) + (QX1)
Repeat MRW times CoSUB2R R4, [R8-QR1] ; (ACC) <-- 2* ((R8)) (R4) ) - (ACC)
; (R8) <-- (R8) - (QR1)

Subtraction Examples

| Instr. | MS | op 1 | op 2 | ACC (before) | ACC (after) | N | Z | C | SV | E | SL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CoSUB | X | $183 A_{h}$ | $72 A_{h}$ | 00 7FFF FFFF ${ }_{\text {h }}$ | 00 0D53 E7C5h | 0 | 0 | 0 | - | 0 | - |
| CoSUBR | x | $183 A_{h}$ | $72 A_{h}$ | 00 7FFF FFFF ${ }_{\text {h }}$ | FF F2AC 183B ${ }_{\text {h }}$ | 1 | 0 | 1 | - | 0 | - |
| CoSUB2 | X | $0 \mathrm{C1D} \mathrm{D}_{\text {h }}$ | 3956h | 00 E604 5564h | 007358 3D2A ${ }_{\text {h }}$ | 0 | 0 | 0 | - | 0 |  |
| CoSUB2R | x | $0 \mathrm{Cl}^{\text {d }}$ | 3956h | 00 E604 5564h | FF 8CA7 C2D6h | 1 | 0 | 1 | - | 0 |  |
| CoSUB | 0 | $\mathrm{FFFF}_{\mathrm{h}}$ | $\mathrm{FFFF}_{\mathrm{h}}$ | 7F FFFF FFFF ${ }_{\text {h }}$ | $8000000000{ }_{\text {h }}$ | 1 | 0 | 1 | 1 | 1 |  |
|  | 1 |  |  |  | 007 FFF FFFFF ${ }_{\text {h }}$ | 0 | 0 | 1 | 1 | 0 | 1 |
| CoSUB2 | 0 | 0000 ${ }_{\text {h }}$ | $3000{ }_{\text {h }}$ | 7F FFFF FFFF ${ }_{\mathrm{h}}$ | 7F 9FFF $\mathrm{FFFF}_{\mathrm{h}}$ | 0 | 0 | 0 | - | 1 | - |
| CoSUB2 | 0 | $0001{ }_{\text {h }}$ | 0000h | $8000000000_{\text {h }}$ | 7F FFFF FFFE ${ }_{\text {h }}$ | 0 | 0 | 0 | 1 | 1 | - |
|  | 1 |  |  |  | FF $80000000_{\text {h }}$ | 1 | 0 | 0 | 1 | 0 | 1 |

## 3 Revision History

## Revision A - revision 4

This document number 7096626A is the transfer onto ADCS of document 42-1735-05 on the Bristol document control system. This revision includes extensive modifications to format. The major modifications to content are summarized in this table:

| $r->R$ | In MAC instructions, upper case $R$ has replaced lower case $r$ for Reverse operation. |
| :---: | :---: |
| \#data ${ }_{4}$-> \#data ${ }_{5}$ | In MAC instructions, immediate shift value uses 5 bits to be coded, not 4. |
| Table 30 Instr. CoMACMus Instr. CoMACMusInstr. CoMACMus rnd Instr. CoMACMR | function code is 98 function code is A8 function code is 99 function code is F9 |
| Instr. CoMACM(R)su(-) Addressing Mode CoMACRsu [IDX $\left.{ }_{i} \otimes\right]$, $\left[R w_{m} \otimes\right]$ CoMACRsu [IDX $\left.{ }_{i} \otimes\right]$, $\left[R w_{m} \otimes\right]$, rnd CoMACRsu $R w_{n},\left[R w_{m} \otimes\right]$, rnd | 93 Xm 70 rrrr:rqqq 93 Xm 71 rrr:rqqq 93 Xm 71 rrrr:rqqq |
| correction in Multiplication examples CoMULu(-) and coMULus(-) |  |
| Instruction BMOV | flag Z corrected |
| Instruction BMOVN | flag Z corrected |
| Instruction JNBS | flag Z corrected |
| Instruction MUL | flag N corrected |
| Instruction MULU | flag N corrected |
| Instruction SUBCB | flag Z corrected |

## Revision 4 - revision 3

| Instructions: CoMULsu(-), CoMULus(-), <br> CoMAC(r)su(-), CoMAC(r)us(-), CoMACM(r)su(-), <br> CoMAC(r)us(-), CoNOP, CoSHL, CoSHR, CoASHR, <br> CoSTORE | Addressing modes corrected. <br> Function code in Table 30 corrected. |
| :--- | :--- |
| Instructions JBC and JNBS: | Condition flags corrected. |
| Table 22: Instruction set ordered by Hex code : | Updated to include section C0-FF, MAC <br> instructions and working register indexes. |
| Instruction CoMULus(-): | Example corrected. |
| Table 5: Branch target address summary : | Seg address range corrected. |
| Table 24: Condition codes : | Condition Code Mnemonic cc_N corrected. |
| Section 2.4.6: Repeated instruction syntax: | Sentence added. |
| Instruction CoSHL: | Description clarified: "Only shift values from <br> 0 to 8 (inclusive)". |
| Instruction CoNOP: | [IDX $\otimes \otimes]$ addressing mode and example <br> removed. Reference to this addressing <br> mode removed from Table 29. |
| Instruction BCLR: | Condition flag Z corrected. |
| MAC instruction descriptions: | Ordered Alphabetically. |
| Section 2.1: Addressing modes: | Paragraph added. |
| Section 1.2.1: Definition of measurement units: | $[$ Fcpu] chaged to 0-50MHz. |

## Revision 3 - revision 2

- CoSUB2r replaced CoSUBr2.
- In MAC instructions, lower case r has replaced upper case R for optional repeat.


## Revision 2 - revision 1

"Definition of measurement units" on page 12, ALE Cycle Time corrected.
"Integer Addition with Carry" on page 59: instruction name changed from ADDBC to ADDCB.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 1998 STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
http://www.st.com

7096626 A

