## TSL215 $128 \times 1$ INTEGRATED OPTO SENSOR

SOES005A - JUNE 1992 - REVISED AUGUST 1993

- **Contains Two 64-Bit Static Shift Registers**
- Offers Extendable Data I/O for Expanding • the Number of Sensors
- Contains Analog Buffer With Sample-and-Hold for Analog Output Over Full Clock Period
- Single-Supply Operation
- **Operates With 500-kHz Shift Clock**
- 14-Pin Encapsulated Clear Plastic Package
- Advanced LinCMOS<sup>™</sup> Technology •

#### description

The TSL215 integrated opto sensor consists of two sections of 64 charge-mode pixels arranged in a  $128 \times 1$ linear array. Each pixel measures  $120 \,\mu$ m  $\times$  70  $\mu$ m with  $125 \,\mu$ m center-to-center spacing. Operation is simplified by internal logic requiring only clock and start-integration-pulse signals.

The TSL215 is intended for use in a wide variety of applications including linear and rotary encoding, bar-code reading, edge detection and positioning, and contact imaging.

The TSL215 is supplied in a 14-pin dual-in-line clear plastic package.



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated


(TOP VIEW)				
V <sub>DD</sub>	01		14 ()	
SI1	O 2		13 〇	SO1
CLK	Оз		12 〇	GND
AO1	04		11 O	NC
GND	05		10 〇	SI2
SO2	06		90	NC
$V_{DD}$	07		80	AO2

NC - No internal connection

# $\begin{array}{l} \text{TSL215} \\ \text{128}\times\text{1} \text{ INTEGRATED OPTO SENSOR} \end{array}$

SOES005A - JUNE 1992 - REVISED AUGUST 1993

### functional block diagram of each section



### **Terminal Functions**

Р	PIN DESCRIPTION				
NAME	NO.	DESCRIPTION			
AO1	4	Analog output of section 1			
AO2	8	Analog output of section 2			
CLK	3	Clock. The clock controls charge transfer, pixel output, and reset.			
GND	5, 12	Ground (substrate). All voltages are referenced to the substrate.			
NC	9, 11, 14	No internal connection			
SI1	2	Serial input (section 1). The serial input defines the end of the integration period and initiates the pixel output sequence.			
SI2	10	Serial input (section 2). The serial input defines the end of the integration period and initiates the pixel output sequence.			
SO1	13	Serial output (section 1). The serial output provides a signal to drive the SI2 input.			
SO2	6	Serial output (section 2). The serial output provides a signal to drive the SI1 input of another TSL215 sensor for cascading.			
V <sub>DD</sub>	1, 7	Supply voltage. These supply power to the analog and digital circuits.			



#### detailed description

#### sensor elements

The line of sensor elements, called pixels, consists of 128 discrete photosensing areas. Light energy striking a pixel generates electron-hole pairs in the region under the pixel. The field generated by the bias on the pixel causes the electrons to collect in the element while the holes are swept into the substrate. The amount of charge accumulated in each element is directly proportional to the amount of incident light and the integration time.

#### device operation

Operation of the  $128 \times 1$  array sensor is a function of two time periods: an integration period during which a charge is accumulated in the pixels and an output period during which signals are transferred to the output. The integration period is defined by the interval between the externally supplied (SI) pulses and includes the output period (see Figure 1). The required length of the integration period depends on the amount of incident light and the desired output signal level. A single TSL215 can be connected in either a serial or parallel configuration.

#### serial configuration

The serial connection shown in Figure 1 is accomplished by connecting the analog outputs (AO1 and AO2) together and connecting the SO1 output to the SI2 input. As shown in Figure 1, the external SI signal is supplied to only the SI1 input. This causes the first section of 64 pixels to be clocked out in synchronization with CLK. In conjunction with the 64th pixel, the SI pulse is shifted out on the SO1 output. This SO1 pulse is then fed to the SI2 input. The 65th clock cycle terminates the output of the last pixel from the first section and clears the shift register of that section in preparation for the next SI pulse to that section. The rising edge of the 65th clock cycle initiates the output cycle of the second section. The second section of 64 pixels appears at AO2, and the SO2 signal is shifted out on the 128th clock cycle. The rising edge of the 129th clock cycle resets the second section and puts AO2 into the high-impedance state. Both AO1 and AO2 remain in this high-impedance state until a new external SI pulse appears on SI1. When the TSL215 is connected as shown in Figure 1, the analog output appears as a continuous string representing the 128 pixels.

#### parallel configuration

Parallel operation of the TSL215 (see Figure 2) is accomplished by connecting the serial input lines (SI1 and SI2) together and connecting each AO line (AO1 and AO2) to its own load resistor ( $R_L$ ). This supplies the external serial input pulse to both SI1 and SI2 simultaneously. Each AO line must be independent of the other line since both sections are active simultaneously. Pixels 1 through 64 appear on AO1, while pixels 65 through 128 appear on AO2. These two sections of 64 pixels begin clocking out concurrently, each on its respective output. On the 64th clock cycle, both SO1 and SO2 are shifted out of each respective register. The rising edge of the 65th cycle terminates the output of the 64th pixel from each section and also resets both section's shift registers. Both AO lines then go to the high-impedance state until the next external SI signal appears.

#### sense node

On completion of the integration period, the charge contained in each pixel is transferred in turn to the sense node under the control of the clock (CLK) and serial-input (SI) signals. The signal voltage generated at this node is directly proportional to the amount of charge and inversely proportional to the capacitance of the sense node.

#### reset

An internal reset signal is generated by the nonoverlapping clock generator (NOCG) and occurs every clock cycle. Reset establishes a known voltage on the sense node in preparation for the next charge transfer. This voltage is used as a reference level for the differential signal amplifier.



## TSL215 128 × 1 INTEGRATED OPTO SENSOR

SOES005A - JUNE 1992 - REVISED AUGUST 1993

### detailed description (continued)

#### shift register

Both 64-bit shift registers control the transfer of charge from the pixels to the output stages and provide timing signals for the NOCG. The serial input (SI) signal provides the input to the shift register and is shifted under direct control of CLK out to the serial output (SO) on the 64th clock cycle. This SO pulse can then be used as the SI pulse for the next section or next device.

The output period for each section is initiated by the presence of the SI input pulse coincident with a rising edge of CLK (see Figures 1, 2, and 3). The analog output voltage corresponds to the level of the first pixel after settling time ( $t_s$ ) and remains constant for a minimum time ( $t_v$ ). A voltage corresponding to each succeeding pixel is available at each rising edge of CLK. The output period of a section ends when the active section sees the rising edge of the 65th clock cycle, at which time the output assumes the high-impedance state. Once the output period has been initiated by an SI pulse, CLK must be allowed to complete [( $n \times 64$ )+1] (where n is the number of sections running in series) positive-going transitions in order to reset the internal logic to a known state. To achieve minimum integration time, the SI pulse may be present on the [( $n \times 64$ )+2] rising clock to immediately restart the output phase.

#### sample-and-hold

The sample-and-hold signal generated by the NOCG is used to hold the analog output voltage of each pixel constant until the next pixel is clocked out. The signal is sampled while CLK is high and held constant while CLK is low.

#### nonoverlapping clock generators

The NOCG circuitry provides internal control signals for the sensor, including reset and pixel-charge sensing. The signals are synchronous and are controlled by the outputs of the shift register.

#### initialization

Initialization of the sensor elements may be necessary on power up or during operation after any period of CLK or SI inactivity exceeding the integration time. The initialization phase consists of 12 to 15 consecutively performed output cycles and clears the pixels of any charge that may have accumulated during the inactive period.

#### multiple-unit operation

Multiple-sensor devices can be connected together in a serial or parallel configuration. The serial connection is accomplished by connecting analog outputs (AO) together and connecting the SO output of each sensor device to the SI input of the next device. The SI signal is applied to only the first device. Each succeeding device receives its SI input from the SO output of the preceding device. For m-cascaded devices, the SI pulse is applied to the first device after every m•128th positive-going CLK transitions. A common clock signal is applied to all the devices simultaneously. Parallel operation of multiple devices is accomplished by supplying CLK and SI signals to all the devices simultaneously. The output of each device is then separately used for processing.

#### output enable

The internally generated output-enable signal enables the output stage of each section during the output period (64 clock cycles). During the remainder of the integration period, the output stage is in the high-impedance state that allows output interconnections of multiple devices without interference.



SOES005A - JUNE 1992 - REVISED AUGUST 1993

## absolute maximum ratings, $T_A = 25^{\circ}C$ (unless otherwise noted) (see Note 1)<sup>†</sup>

Supply voltage range, V <sub>DD</sub> (see Note 1)	−0.5 V to 7 V
Digital output voltage range, V <sub>O</sub>	–0.5 V to V <sub>DD</sub> + 0.5 V
Digital output current, IO	
Digital input current range, I	–20 mA to 20 mA
Operating case temperature range, T <sub>C</sub> (see Note 2)	–10°C to 85°C
Storage temperature range	–25°C to 85°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>+</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to the network GND.

2. Case temperature is the surface temperature of the plastic measured directly over the integrated circuit.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	4.5		5.5	V
Input voltage, VI	0		V <sub>DD</sub>	V
High-level input voltage, VIH	$V_{DD} \times 0.7$		V <sub>DD</sub>	V
Low-level input voltage, VIL	0		$V_{\text{DD}} \times 0.3$	V
Analog output external resistive load, RL		330		Ω
Wavelength of light source, $\lambda$		750		nm
Clock input frequency, f <sub>clock</sub>	10		500	kHz
Pulse duration, CLK low, t <sub>W</sub> (CLKL)	1			μs
Sensor integration time, tint (see Figures 1 and 2)		5		ms
Setup time, SI before CLK <sup>↑</sup> , t <sub>SU(SI)</sub>	50			ns
Hold time, SI after CLK↑, t <sub>h(SI)</sub>	50			ns
Total number of TSL215 outputs connected together			8	
Operating free-air temperature, T <sub>A</sub>	0		70	°C



# TSL215 128 $\times$ 1 INTEGRATED OPTO SENSOR

SOES005A - JUNE 1992 - REVISED AUGUST 1993

electrical characteristics , V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C, f<sub>clock</sub> = 180 kHz,  $\lambda_p$  = 565 nm, R<sub>L</sub> = 330  $\Omega$ , C<sub>L</sub> = 330 pF, t<sub>int</sub> = 5 ms, E<sub>e</sub> = 20  $\mu$ W/cm<sup>2</sup> (unless otherwise noted) (see Note 3)

PARAMETER	TEST CONDITION	S MIN	түр†	MAX	UNIT
Low-level output voltage				0.1	V
High-level output voltage	IO = 0	4.4	1	-	V
Analog output voltage, saturation level	$E_e = 60 \mu W/cm^2$	3	3 3.4		V
Analog output voltage (white, average over 64 pixels)		1.75	5 2.2		V
Analog output voltage (dark, each pixel)	$E_e = 0$		0.25	0.4	V
Output voltage (white) change with change in V <sub>DD</sub>	$V_{DD} = 5 V \pm 5\%$ , See	Note 4	±2%		
Dispersion of analog output voltage	See Note 5			±10%	
Linearity of analog output voltage	t <sub>int</sub> = 2 ms to 5 ms, See	Note 6 0.85	5	1.15	
Pixel recovery time	See Note 7		25	40	ms
Supply current	I <sub>DD</sub> (average), See	Note 4	4	12	mA
High-level input current	$V_I = V_{DD}$			0.5	μA
Low-level input current	V <sub>I</sub> = 0			0.5	μA
Input capacitance			5		pF

<sup>†</sup> All typical values are at  $V_{DD} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

NOTES: 3. The input irradiance (E<sub>e</sub>) is supplied by an LED array with  $\lambda_p$  = 565 nm.

4. Device tested in parallel mode with only one section active

5. Dispersion of analog output voltage is the maximum difference between the voltage from any single pixel and the average output voltage from all pixels of the device under test.

6. Linearity of analog output voltage is calculated by averaging over 64 pixels and measuring the maximum deviation of the voltage at 2 ms and 3.5 ms from a line drawn between the voltage at 2.5 ms and 5 ms.

7. Pixel recovery time is the time required for a pixel to go from the analog-output-voltage (white, average over 64 pixels) level to analog-output-voltage (dark, each pixel) level or vice versa after a step change in light input.

## operating characteristics, R<sub>L</sub> = 330 $\Omega$ , C<sub>L</sub> = 330 pF, V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C, t<sub>int</sub> = 5 ms, E<sub>e</sub> = 20 $\mu$ W/cm<sup>2</sup>, f<sub>clock</sub> = 500 kHz (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>r(SO)</sub>	Rise time, SO		25	ns
<sup>t</sup> f(SO)	Fall time, SO		25	ns
<sup>t</sup> pd(SO)	Propagation delay time, SO	See Figure 3 and Note 8	70	ns
t <sub>S</sub>	Settling time		1	μs
t <sub>v</sub>	Valid time		1/2 f <sub>clock</sub>	μs

NOTE 8: Clock duty cycle is assumed to be 50%.



## $\begin{array}{c} \text{TSL215} \\ \text{128}\times\text{1} \text{ INTEGRATED OPTO SENSOR} \end{array}$

SOES005A - JUNE 1992 - REVISED AUGUST 1993




<sup>†</sup>CLK continues or goes low after 65 cycles.

**Figure 2. Parallel Configuration** 




# TSL215 128 $\times$ 1 INTEGRATED OPTO SENSOR

SOES005A - JUNE 1992 - REVISED AUGUST 1993





<sup>†</sup> Supply bypass capacitor with short leads should be placed as close to the device as possible. **TEST CIRCUIT** 




**OPERATIONAL WAVEFORMS** 

Figure 3. Test Circuit and Operational Waveforms



SOES005A - JUNE 1992 - REVISED AUGUST 1993

## **TYPICAL CHARACTERISTICS**






## TSL215 128 × 1 INTEGRATED OPTO SENSOR

SOES005A - JUNE 1992 - REVISED AUGUST 1993

### MECHANICAL DATA

This assembly consists of a sensor chip mounted on a printed-circuit board in a clear molded plastic package. The distance between the top surface of the package and the surface of the sensor is nominally 1 mm (0.040 inch).



NOTE A: The true-position spacing is 2,54 mm (0.100 inch) between lead centerlines. Each pin centerline is located within 0,25 mm (0.010 inch) of its true longitudinal positions.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated