Dual 4-Input Multiplexer with 3-State Outputs

The LSTTL/MSI SN74LS253 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{E}_0) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families.

- Schottky Process for High Speed
- Multifunction Capability
- Non-Inverting 3-State Outputs
- Input Clamp Diodes Limit High Speed Termination Effects

GUARANTEED OPERATING RANGES

Symbol	Parameter	Min	Тур	Мах	Unit
V _{CC}	Supply Voltage	4.75	5.0	5.25	V
T _A	Operating Ambient Temperature Range	0	25	70	°C
I _{OH}	Output Current – High			-2.6	mA
I _{OL}	Output Current – Low			24	mA



ON Semiconductor Formerly a Division of Motorola

http://onsemi.com

LOW POWER SCHOTTKY






ORDERING INFORMATION

Device	Package	Shipping 2000 Units/Box		
SN74LS253N	16 Pin DIP	2000 Units/Box		
SN74LS253D	16 Pin	2500/Tape & Reel		

CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

		LOADING (Note a)		
PIN NAMES		HIGH	LOW	
S ₀ , S ₁ Multiplexer A	Common Select Inputs	0.5 U.L.	0.25 U.L.	
E_{0a} $I_{0a} - I_{3a}$ Z_a	Output Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output	0.5 U.L. 0.5 U.L. 65 U.L.	0.25 U.L. 0.25 U.L. 15 U.L.	
$\begin{array}{l} \textbf{Multiplexer B} \\ \overline{E}_{0b} \\ I_{0b} - I_{3b} \\ Z_{b} \end{array}$	Output Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output	0.5 U.L. 0.5 U.L. 65 U.L.	0.25 U.L. 0.25 U.L. 15 U.L.	


NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

LOGIC SYMBOL



LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The LS253 contains two identical 4-Input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (\overline{E}_{0a} , \overline{E}_{0b}) inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below: If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

 $\begin{array}{l} Z_a = \overline{E}_{0a} \cdot (I_{0a} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1a} \cdot \overline{S}_1 \cdot S_0 \cdot I_{2a} \cdot S_1 \cdot \overline{S}_0 + I_{3a} \cdot S_1 \cdot S_0) \\ Z_b = \overline{E}_{0b} \cdot (I_{0b} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1b} \cdot \overline{S}_1 \cdot S_0 \cdot I_{2b} \cdot S_1 \cdot \overline{S}_0 + I_{3b} \cdot S_1 \cdot S_0) \end{array}$

-	SELECT DATA INPUTS		OUTPUT ENABLE	OUTPUT			
S ₀	S 1	I ₀	I ₁	I ₂	I ₃	Ē ₀	Z
Х	Х	Х	Х	Х	Х	н	(Z)
L	L	L	Х	Х	Х	L	L
L	L	н	Х	Х	Х	L	Н
н	L	Х	L	Х	Х	L	L
н	L	Х	Н	Х	Х	L	Н
L	Н	Х	Х	L	Х	L	L
L	Н	Х	Х	Н	Х	L	Н
н	Н	Х	Х	Х	L	L	L
Н	Н	Х	Х	Х	Н	L	Н

TRUTH TABLE

H = HIGH Level

L = LOW Level

X = Irrelevant

(Z) = High Impedance (off)

Address inputs S_0 and S_1 are common to both sections.

			Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = 1$	–18 mA	
V _{OH}	Output HIGH Voltage	2.4	3.1		V	V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table		
		0.25		0.4	V	I _{OL} = 12 mA	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
I _{OZH}	Output Off Current HIGH			20	μΑ	V _{CC} = MAX, V _{OUT} = 2.7 V		
I _{OZL}	Output Off Current LOW			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$		
1				20	μΑ	V _{CC} = MAX, V _{IN} =	= 2.7 V	
ŀн	Input HIGH Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
I _{OS}	Short Circuit Current (Note 1)	-30		-130	mA	V _{CC} = MAX		
	Device Current Current			12	mA	$V_{CC} = MAX, V_{E} = 0 V$		
Icc	Power Supply Current			14	mA	$V_{CC} = MAX, V_{E} =$	= 4.5 V	


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0 V) See SN74LS251 for Waveforms

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
t _{PLH} t _{PHL}	Propagation Delay, Data to Output		17 13	25 20	ns	Figure 1	
t _{PLH} t _{PHL}	Propagation Delay, Select to Output		30 21	45 32	ns	Figure 1	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$
t _{PZH} t _{PZL}	Output Enable Time		15 15	28 23	ns	Figures 4, 5	
t _{PHZ} t _{PLZ}	Output Disable Time		27 18	41 27	ns	Figures 3, 5	C _L = 5.0 pF, R _L = 667 Ω


PACKAGE DIMENSIONS



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
К	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
Μ	0 °	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

PACKAGE DIMENSIONS



NOTES:

- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MIN MAX		MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
К	0.10	0.25	0.004	0.009
Μ	0 °	7°	0 °	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Notes

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and idistributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time) Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time) Email: ONlit@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5487–8345 Email: r14153@onsemi.com

Fax Response Line: 303–675–2167 800–344–3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.